## MSP430x4xx Family

## User's Guide

## Preface

## Read This First


#### Abstract

About This Manual This manual discusses modules and peripherals of the MSP 430x4xx family of devices. Each discussion presents the module or peripheral in a general sense. Not all features and functions of all modules or peripherals are present on all devices. In addition, modules or peripherals may differ in their exact implementation between device families, or may not be fully implemented on an individual device or device family.

Pin functions, internal signal connections and operational parameters differ from device to device. The user should consult the device-specific data sheet for these details.


## Related Documentation From Texas Instruments

For related documentation see the web site http://www.ti.com/msp430.

## FCC Warning

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart $J$ of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

## Notational Conventions

Program examples, are shown in a special typeface.

## Glossary

| ACLK | Auxiliary Clock | See Basic Clock Module |
| :---: | :---: | :---: |
| ADC | Analog-to-Digital Converter |  |
| BOR | Brown-Out Reset | See System Resets, Interrupts, and Operating Modes |
| BSL | Bootstrap Loader | See www.ti.com/msp430 for application reports |
| CPU | Central Processing Unit | See RISC 16-Bit CPU |
| DAC | Digital-to-Analog Converter |  |
| DCO | Digitally Controlled Oscillator | See FLL+ Module |
| dst | Destination | See RISC 16-Bit CPU |
| FLL | Frequency Locked Loop | See FLL+Module |
| GIE | General Interrupt Enable | See System Resets Interrupts and Operating Modes |
| INT(N/2) | Integer portion of N/2 |  |
| I/O | Input/Output | See Digital I/O |
| ISR | Interrupt Service Routine |  |
| LSB | Least-S ignificant Bit |  |
| LSD | Least-S ignificant Digit |  |
| LPM | Low-Power Mode | See System Resets Interrupts and Operating Modes |
| MAB | Memory Address Bus |  |
| MCLK | Master Clock | See FLL+Module |
| MDB | Memory Data Bus |  |
| MSB | Most-Significant Bit |  |
| MSD | Most-Significant Digit |  |
| NMI | (Non)-Maskable Interrupt | See System Resets Interrupts and Operating Modes |
| PC | Program Counter | See RISC 16-Bit CPU |
| POR | Power-On Reset | See System Resets Interrupts and Operating Modes |
| PUC | Power-Up Clear | See System Resets Interrupts and Operating Modes |
| RAM | Random Access Memory |  |
| SCG | System Clock Generator | See System Resets Interrupts and Operating Modes |
| SFR | Special Function Register |  |
| SMCLK | Sub-System Master Clock | See FLL+Module |
| SP | Stack Pointer | See RISC 16-Bit CPU |
| SR | Status Register | See RISC 16-Bit CPU |
| src | Source | See RISC 16-Bit CPU |
| TOS | Top-of-Stack | See RISC 16-Bit CPU |
| WDT | Watchdog Timer | See Watchdog Timer |

## Register Bit Conventions

Each register is shown with a key indicating the accessibility of the each individual bit, and the initial condition:

Register Bit Accessibility and Initial Condition

| Key | Bit Accessibility |
| :--- | :--- |
| rw | Read/write |
| r | Read only |
| r0 | Read as 0 |
| r1 | Read as 1 |
| w | Write only |
| w0 | Write as 0 |
| w1 | Write as 1 |
| (w) | No register bit implemented; writing a 1 results in a pulse. |
| h0 | Che register bit is always read as 0. |
| h1 | Set by hardware |
| $-0,-1$ | Condition after PUC |
| $-(0),-(1)$ | Condition after POR |

1 Introduction ..... 1-1
1.1 Architecture ..... 1-2
1.2 Flexible Clock System ..... 1-2
1.3 Embedded Emulation ..... 1-3
1.4 Address Space ..... 1-4
1.4.1 Flash/R OM ..... 1-4
1.4.2 RAM ..... 1-5
1.4.3 Peripheral Modules ..... 1-5
1.4.4 Special Function Registers (SFRs) ..... 1-5
1.4.5 Memory Organization ..... 1-5
2 System Resets, Interrupts, and Operating Modes ..... 2-1
2.1 System Reset and Initialization ..... 2-2
2.1.1 Brownout Reset (BOR) ..... 2-3
2.1.2 Device Initial Conditions After System Reset ..... 2-4
2.2 Interrupts ..... 2-5
2.2.1 (Non)-Maskable Interrupts (NMI) ..... 2-6
2.2.2 Maskable Interrupts ..... 2-9
2.2.3 Interrupt Processing ..... 2-10
2.2.4 Interrupt Vectors ..... 2-12
2.2.5 Special Function Registers (SFRs) ..... 2-12
2.3 Operating Modes ..... 2-13
2.3.1 Entering and Exiting Low-Power Modes ..... 2-15
2.4 Principles for Low-P ower Applications ..... 2-16
2.5 Connection of Unused Pins ..... 2-16
3 RISC 16-Bit CPU ..... 3-1
3.1 CPU Introduction ..... 3-2
3.2 CPU Registers ..... 3-4
3.2.1 Program Counter (PC) ..... 3-4
3.2.2 Stack P ointer (SP) ..... 3-5
3.2.3 Status Register (SR) ..... 3-6
3.2.4 Constant Generator Registers CG1 and CG2 ..... 3-7
3.2.5 General-Purpose Registers R4 to R15 ..... 3-8
3.3 Addressing Modes ..... 3-9
3.3.1 Register Mode ..... 3-10
3.3.2 Indexed Mode ..... 3-11
3.3.3 Symbolic Mode ..... 3-12
3.3.4 Absolute Mode ..... 3-13
3.3.5 Indirect Register Mode ..... 3-14
3.3.6 Indirect Autoincrement Mode ..... 3-15
3.3.7 Immediate Mode ..... 3-16
3.4 Instruction Set ..... 3-17
3.4.1 Double-O perand (Format I) Instructions ..... 3-18
3.4.2 Single-Operand (Format II) Instructions ..... 3-19
3.4.3 Jumps ..... 3-20
3.4.4 Instruction Cycles and Lengths ..... 3-72
3.4.5 Instruction Set Description ..... 3-74
4 16-Bit MSP430X CPU ..... 4-1
4.1 CPU Introduction ..... 4-2
4.2 Interrupts ..... 4-4
4.3 CPU Registers ..... 4-5
4.3.1 The Program Counter PC ..... 4-5
4.3.2 Stack Pointer (SP) ..... 4-7
4.3.3 Status Register (SR) ..... 4-9
4.3.4 The Constant Generator Registers CG1 and CG2 ..... 4-11
4.3.5 The General Purpose Registers R4 to R15 ..... 4-12
4.4 Addressing Modes ..... 4-15
4.4.1 Register Mode ..... 4-16
4.4.2 Indexed Mode ..... 4-18
4.4.3 Symbolic Mode ..... 4-24
4.4.4 Absolute Mode ..... 4-29
4.4.5 Indirect Register Mode ..... 4-32
4.4.6 Indirect, Autoincrement Mode ..... 4-33
4.4.7 Immediate Mode ..... 4-34
4.5 MSP 430 and MSP 430X Instructions ..... 4-36
4.5.1 MSP 430 Instructions ..... 4-37
4.5.2 MSP 430X Extended Instructions ..... 4-44
4.6 Instruction Set Description ..... 4-58
4.6.1 Extended Instruction Binary Descriptions ..... 4-59
4.6.2 MSP430 Instructions ..... 4-61
4.6.3 Extended Instructions ..... 4-113
4.6.4 Address Instructions ..... 4-156
5 FLL+Clock Module ..... 5-1
5.1 FLL+Clock Module Introduction ..... 5-2
5.2 FLL+Clock Module Operation ..... 5-8
5.2.1 FLL+Clock features for Low-P ower Applications ..... 5-8
5.2.2 Internal Very Low-P ower, Low-Frequency Oscillator ..... 5-9
5.2.3 LFXT1 Oscillator ..... 5-9
5.2.4 XT2 Oscillator ..... 5-10
5.2.5 Digitally C ontrolled Oscillator (DCO) ..... 5-11
5.2.6 Frequency Locked Loop (FLL) ..... 5-11
5.2.7 DCO Modulator ..... 5-12
5.2.8 Disabling the FLL Hardware and Modulator ..... 5-13
5.2.9 FLL Operation from Low-Power Modes ..... 5-13
5.2.10 Buffered Clock Output ..... 5-13
5.2.11 FLL+Fail-Safe Operation ..... 5-14
5.3 FLL+Clock Module Registers ..... 5-15
6 Flash Memory Controller ..... 6-1
6.1 Flash Memory Introduction ..... 6-2
6.2 Flash Memory S egmentation ..... 6-4
6.2.1 SegmentA on MSP430FG47x, MSP430F47x, MSP430F47x3/4, ..... and
MSP 430F471xx Devices ..... 6-5
6.3 Flash Memory Operation ..... 6-6
6.3.1 Flash Memory Timing Generator ..... 6-6
6.3.2 Erasing Flash Memory ..... 6-7
6.3.3 Writing Flash Memory ..... 6-11
6.3.4 Flash Memory Access During Write or Erase ..... 6-17
6.3.5 Stopping a Write or E rase Cycle ..... 6-18
6.3.6 Marginal Read Mode ..... 6-18
6.3.7 Configuring and Accessing the Flash Memory Controller ..... 6-18
6.3.8 Flash Memory Controller Interrupts ..... 6-19
6.3.9 Programming Flash Memory Devices ..... 6-19
6.4 Flash Memory Registers ..... 6-21
7 Supply Voltage Supervisor ..... 7-1
7.1 SVS Introduction ..... 7-2
7.2 SVS Operation ..... 7-4
7.2.1 Configuring the SVS ..... 7-4
7.2.2 SVS Comparator Operation ..... 7-4
7.2.3 Changing the VLDx Bits ..... 7-5
7.2.4 SVS Operating Range ..... 7-6
7.3 SVS Registers ..... 7-7
8 16-B it Hardware Multiplier ..... 8-1
8.1 Hardware Multiplier Introduction ..... 8-2
8.2 Hardware Multiplier Operation ..... 8-3
8.2.1 Operand Registers ..... 8-3
8.2.2 Result R egisters ..... 8-4
8.2.3 Software Examples ..... 8-5
8.2.4 Indirect Addressing of RESLO ..... 8-6
8.2.5 Using Interrupts ..... 8-6
8.3 Hardware Multiplier Registers ..... 8-7
9 32-Bit Hardware Multiplier ..... 9-1
$9.1 \quad$ 32-Bit Hardware Multiplier Introduction ..... 9-2
9.2 32-Bit Hardware Multiplier Operation ..... 9-4
9.2.1 Operand Registers ..... 9-5
9.2.2 Result Registers ..... 9-7
9.2.3 Software Examples ..... 9-9
9.2.4 Fractional Numbers ..... 9-10
9.2.5 Putting It All Together ..... 9-15
9.2.6 Indirect Addressing of Result Registers ..... 9-17
9.2.7 Using Interrupts ..... 9-18
9.2.8 Using DMA ..... 9-20
$9.3 \quad$ 32-Bit Hardware Multiplier Registers ..... 9-21
10 DMA Controller ..... 10-1
10.1 DMA Introduction ..... 10-2
10.2 DMA Operation ..... 10-4
10.2.1 DMA Addressing Modes ..... 10-4
10.2.2 DMA Transfer Modes ..... 10-5
10.2.3 Initiating DMA Transfers ..... 10-12
10.2.4 Stopping DMA Transfers ..... 10-15
10.2.5 DMA Channel Priorities ..... 10-15
10.2.6 DMA Transfer Cycle Time ..... 10-16
10.2.7 Using DMA with System Interrupts ..... 10-17
10.2.8 DMA Controller Interrupts ..... 10-17
10.2.9 DMAIV, DMA Interrupt Vector Generator ..... 10-17
10.2.10 Using the USCI_B I2C Module with the DMA Controller ..... 10-19
10.2.11 Using ADC12 with the DMA Controller ..... 10-19
10.2.12 Using DAC12 With the DMA Controller ..... 10-19
10.2.13 Using SD16 or SD16_A With the DMA Controller ..... 10-20
10.2.14 Writing to Flash With the DMA Controller ..... 10-20
10.3 DMA Registers ..... 10-21
11 Digital I/O ..... 11-1
11.1 Digital I/O Introduction ..... 11-2
11.2 Digital I/O Operation ..... 11-3
11.2.1 Input Register PxIN ..... 11-3
11.2.2 Output Registers PxOUT ..... 11-3
11.2.3 Direction Registers PxDIR ..... 11-3
11.2.4 Pullup/P ulldown Resistor Enable Registers PxREN (MSP430F47x3/4 and MSP430F471xx only) ..... 11-4
11.2.5 Function Select Registers PxSEL ..... 11-4
11.2.6 P1 and P2 Interrupts ..... 11-5
11.2.7 Configuring Unused Port Pins ..... 11-6
11.3 Digital I/O Registers ..... 11-7
12 Watchdog Timer, Watchdog Timer+ ..... 12-1
12.1 Watchdog Timer Introduction ..... 12-2
12.2 Watchdog Timer Operation ..... 12-4
12.2.1 Watchdog Timer Counter ..... 12-4
12.2.2 Watchdog Mode ..... 12-4
12.2.3 Interval Timer Mode ..... 12-4
12.2.4 Watchdog Timer Interrupts ..... 12-5
12.2.5 WDT+Enhancements ..... 12-5
12.2.6 Operation in Low-P ower Modes ..... 12-6
12.2.7 Software Examples ..... 12-6
12.3 Watchdog Timer Registers ..... 12-7
13 Basic Timer1 ..... 13-1
13.1 Basic Timer1 Introduction ..... 13-2
13.2 Basic Timerl Operation ..... 13-4
13.2.1 Basic Timer1 Counter One ..... 13-4
13.2.2 Basic Timer1 Counter Two ..... 13-4
13.2.3 16-Bit Counter Mode ..... 13-4
13.2.4 Basic Timerl Operation: Signal fLCD ..... 13-5
13.2.5 Basic Timer1 Interrupts ..... 13-5
13.3 Basic Timerl Registers ..... 13-6
14 Real Time Clock ..... 14-1
14.1 RTC Introduction ..... 14-2
14.2 Real-Time Clock Operation ..... 14-4
14.2.1 Counter Mode ..... 14-4
14.2.2 Calendar Mode ..... 14-5
14.2.3 RTC and Basic Timer1 Interaction ..... 14-5
14.2.4 Real-Time Clock Interrupts ..... 14-6
14.3 Real-Time Clock Registers ..... 14-7
15 Timer_A ..... 15-1
15.1 Timer_A Introduction ..... 15-2
15.2 Timer_A Operation ..... 15-4
15.2.1 16-Bit Timer Counter ..... 15-4
15.2.2 Starting the Timer ..... 15-5
15.2.3 Timer Mode Control ..... 15-5
15.2.4 Capture/Compare Blocks ..... 15-11
15.2.5 Output Unit ..... 15-13
15.2.6 Timer_A Interrupts ..... 15-17
15.3 Timer_A Registers ..... 15-19
16 Timer B ..... 16-1
16.1 Timer B Introduction ..... 16-2
16.1.1 Similarities and Differences From Timer_A ..... 16-2
16.2 Timer_B Operation ..... 16-4
16.2.1 16-Bit Timer Counter ..... 16-4
16.2.2 Starting the Timer ..... 16-5
16.2.3 Timer Mode Control ..... 16-5
16.2.4 Capture/Compare Blocks ..... 16-11
16.2.5 Output Unit ..... 16-14
16.2.6 Timer_B Interrupts ..... 16-18
16.3 Timer_B Registers ..... 16-20
17 USART Peripheral Interface, UART Mode ..... 17-1
17.1 USART Introduction: UART Mode ..... 17-2
17.2 USART Operation: UART Mode ..... 17-4
17.2.1 USART Initialization and Reset ..... 17-4
17.2.2 Character Format ..... 17-4
17.2.3 Asynchronous Communication Formats ..... 17-5
17.2.4 USART Receive Enable ..... 17-9
17.2.5 USART Transmit Enable ..... 17-10
17.2.6 USART Baud Rate Generation ..... 17-11
17.2.7 USART Interrupts ..... 17-17
17.3 USART Registers: UART Mode ..... 17-21
18 USART Peripheral Interface, SPI Mode ..... 18-1
18.1 USART Introduction: SPI Mode ..... 18-2
18.2 USART Operation: SPI Mode ..... 18-4
18.2.1 USART Initialization and Reset ..... 18-4
18.2.2 Master Mode ..... 18-5
18.2.3 Slave Mode ..... 18-6
18.2.4 SPIEnable ..... 18-7
18.2.5 Serial Clock Control ..... 18-9
18.2.6 SPI Interrupts ..... 18-11
18.3 USART Registers: SPI Mode ..... 18-13
19 Universal Serial Communication Interface, UART Mode ..... 19-1
19.1 USCI Overview ..... 19-2
19.2 USCI Introduction: UART Mode ..... 19-3
19.3 USCI Operation: UART Mode ..... 19-5
19.3.1 USCI Initialization and Reset ..... 19-5
19.3.2 Character Format ..... 19-5
19.3.3 Asynchronous Communication Formats ..... 19-6
19.3.4 Automatic Baud Rate Detection ..... 19-10
19.3.5 IrDA Encoding and Decoding ..... 19-12
19.3.6 Automatic Error Detection ..... 19-13
19.3.7 USCI Receive Enable ..... 19-14
19.3.8 Receive Data Glitch S uppression ..... 19-14
19.3.9 USCI Transmit Enable ..... 19-15
19.3.10 UART Baud Rate Generation ..... 19-15
19.3.11 Setting a Baud Rate ..... 19-18
19.3.12 Transmit Bit Timing ..... 19-19
19.3.13 R eceive Bit Timing ..... 19-20
19.3.14 Typical Baud Rates and Errors ..... 19-21
19.3.15 Using the USCI Module in UART Mode with Low-Power Modes ..... 19-25
19.3.16 USCI Interrupts ..... 19-25
19.4 USCI Registers: UART Mode ..... 19-27
20 Universal Serial Communication Interface, SPI Mode ..... 20-1
20.1 USCI Overview ..... 20-2
20.2 USCI Introduction: SPI Mode ..... 20-3
20.3 USCI Operation: SPI Mode ..... 20-5
20.3.1 USCI Initialization and Reset ..... 20-6
20.3.2 Character Format ..... 20-6
20.3.3 Master Mode ..... 20-7
20.3.4 Slave Mode ..... 20-9
20.3.5 SPI Enable ..... 20-10
20.3.6 S erial Clock Control ..... 20-11
20.3.7 Using the SPI Mode with Low Power Modes ..... 20-12
20.3.8 SPI Interrupts ..... 20-12
20.4 USCI Registers: SPI Mode ..... 20-14
21 Universal Serial Communication Interface, I2C Mode ..... 21-1
21.1 USCI Overview ..... 21-2
21.2 USCI Introduction: I2C Mode ..... 21-3
21.3 USCI Operation: I2C Mode ..... 21-5
21.3.1 USCI Initialization and Reset ..... 21-6
21.3.2 I2C Serial Data ..... 21-7
21.3.3 I2C Addressing Modes ..... 21-8
21.3.4 I2C Module Operating Modes ..... 21-9
21.3.5 I2C Clock Generation and Synchronization ..... 21-22
21.3.6 Using the USCI Module in I2C Mode With Low-Power Modes ..... 21-23
21.3.7 USCI Interrupts in I2C Mode ..... 21-24
21.4 USCI Registers: I2C Mode ..... 21-26
22 OA ..... 22-1
22.1 OA Introduction ..... 22-2
22.2 OA Operation ..... 22-4
22.2.1 OA Amplifier ..... 22-4
22.2.2 OA Input ..... 22-4
22.2.3 OA Output ..... 22-4
22.2.4 OA Configurations ..... 22-5
22.3 OA Modules in MSP430FG42x0 Devices ..... 22-11
22.3.1 OA Amplifier ..... 22-12
22.3.2 OA Inputs ..... 22-12
22.3.3 OA Outputs ..... 22-12
22.3.4 OA Configurations ..... 22-12
22.3.5 S witch Control ..... 22-14
22.3.6 Offset Calibration ..... 22-15
22.4 OA Modules in MSP430FG47x Devices ..... 22-16
22.4.1 OA Amplifier ..... 22-18
22.4.2 OA Inputs ..... 22-18
22.4.3 OA Outputs ..... 22-18
22.4.4 OA Configurations ..... 22-18
22.4.5 S witch Control of the FG47x devices ..... 22-22
22.4.6 Offset Calibration ..... 22-23
22.5 OA Registers ..... 22-24
22.6 OA Registers in MSP430FG42x0 Devices ..... 22-27
22.7 OA Registers in MSP 430FG47x Devices ..... 22-31
23 Comparator_A ..... 23-1
23.1 Comparator_A Introduction ..... 23-2
23.2 Comparator_A Operation ..... 23-4
23.2.1 Comparator ..... 23-4
23.2.2 Input Analog S witches ..... 23-4
23.2.3 Output Filter ..... 23-5
23.2.4 Voltage Reference Generator ..... 23-5
23.2.5 Comparator_A, Port Disable Register CAPD ..... 23-6
23.2.6 Comparator_A Interrupts ..... 23-6
23.2.7 Comparator_A Used to Measure Resistive Elements ..... 23-7
23.3 Comparator A Registers ..... 23-9
24 Comparator_A+ ..... 24-1
24.1 Comparator_A+ Introduction ..... 24-2
24.2 Comparator_A+Operation ..... 24-4
24.2.1 Comparator ..... 24-4
24.2.2 Input Analog Switches ..... 24-4
24.2.3 Input Short S witch ..... 24-5
24.2.4 Output Filter ..... 24-6
24.2.5 Voltage Reference Generator ..... 24-6
24.2.6 Comparator_A+, Port Disable Register CAPD ..... 24-7
24.2.7 Comparator_A+Interrupts ..... 24-7
24.2.8 Comparator_A+Used to Measure Resistive Elements ..... 24-8
24.3 Comparator_A+Registers ..... 24-10
25 LCD Controller ..... 25-1
25.1 LCD Controller Introduction ..... 25-2
25.2 LCD Controller Operation ..... 25-4
25.2.1 LCD Memory ..... 25-4
25.2.2 Blinking the LCD ..... 25-4
25.2.3 LCD Timing Generation ..... 25-4
25.2.4 LCD Voltage Generation ..... 25-5
25.2.5 LCD Outputs ..... 25-5
25.2.6 Static Mode ..... 25-6
25.2.7 2-Mux Mode ..... 25-9
25.2.8 3-Mux Mode ..... 25-12
25.2.9 4-Mux Mode ..... 25-15
25.3 LCD Controller Registers ..... 25-18
26 LCD_A Controller ..... 26-1
26.1 LCD_A Controller Introduction ..... 26-2
26.2 LCD_A Controller Operation ..... 26-4
26.2.1 LCD Memory ..... 26-4
26.2.2 Blinking the LCD ..... 26-4
26.2.3 LCD_A Voltage And Bias Generation ..... 26-5
26.2.4 LCD Timing Generation ..... 26-8
26.2.5 LCD Outputs ..... 26-8
26.2.6 Static Mode ..... 26-9
26.2.7 2-Mux Mode ..... 26-12
26.2.8 3-Mux Mode ..... 26-15
26.2.9 4-Mux Mode ..... 26-18
26.3 LCD Controller Registers ..... 26-21
27 ADC10 ..... 27-1
27.1 ADC10 Introduction ..... 27-2
27.2 ADC10 Operation ..... 27-4
27.2.1 10-Bit ADC Core ..... 27-4
27.2.2 ADC10 Inputs and Multiplexer ..... 27-5
27.2.3 Voltage Reference Generator ..... 27-6
27.2.4 Auto Power-Down ..... 27-6
27.2.5 Sample and Conversion Timing ..... 27-7
27.2.6 Conversion Modes ..... 27-9
27.2.7 ADC10 Data Transfer Controller ..... 27-15
27.2.8 Using the Integrated Temperature Sensor ..... 27-21
27.2.9 ADC10 Grounding and Noise Considerations ..... 27-22
27.2.10 ADC10 Interrupts ..... 27-23
27.3 ADC10 Registers ..... 27-24
28 ADC 12 ..... 28-1
28.1 ADC12 Introduction ..... 28-2
28.2 ADC12 Operation ..... 28-4
28.2.1 12-Bit ADC Core ..... 28-4
28.2.2 ADC12 Inputs and Multiplexer ..... 28-5
28.2.3 Voltage Reference Generator ..... 28-6
28.2.4 Auto Power-Down ..... 28-6
28.2.5 Sample and Conversion Timing ..... 28-7
28.2.6 Conversion Memory ..... 28-10
28.2.7 ADC12 Conversion Modes ..... 28-10
28.2.8 Using the Integrated Temperature Sensor ..... 28-16
28.2.9 ADC12 Grounding and Noise Considerations ..... 28-17
28.2.10 ADC12 Interrupts ..... 28-18
28.3 ADC12 Registers ..... 28-20
29 SD16 ..... 29-1
29.1 SD16 Introduction ..... 29-2
29.2 SD16 Operation ..... 29-4
29.2.1 ADC Core ..... 29-4
29.2.2 Analog Input Range and PGA ..... 29-4
29.2.3 Voltage Reference Generator ..... 29-4
29.2.4 Auto Power-Down ..... 29-4
29.2.5 Analog Input Pair Selection ..... 29-5
29.2.6 Analog Input Characteristics ..... 29-6
29.2.7 Digital Filter ..... 29-7
29.2.8 Conversion Memory Registers: SD16MEMx ..... 29-10
29.2.9 Conversion Modes ..... 29-11
29.2.10 Conversion Operation Using Preload ..... 29-14
29.2.11 Using the Integrated Temperature Sensor ..... 29-16
29.2.12 Interrupt Handling ..... 29-17
29.3 SD16 Registers ..... 29-19
30 SD16_A ..... 30-1
30.1 SD16 A Introduction ..... 30-2
30.2 SD16_A Operation ..... 30-5
30.2.1 ADC Core ..... 30-5
30.2.2 Analog Input Range and PGA ..... 30-5
30.2.3 Voltage Reference Generator ..... 30-5
30.2.4 Auto Power-Down ..... 30-5
30.2.5 Analog Input Pair Selection ..... 30-6
30.2.6 Analog Input Characteristics ..... 30-7
30.2.7 Digital Filter ..... 30-8
30.2.8 Conversion Memory Register: SD16MEMx ..... 30-12
30.2.9 Conversion Modes ..... 30-14
30.2.10 Conversion Operation Using Preload ..... 30-17
30.2.11 Using the Integrated Temperature Sensor ..... 30-19
30.2.12 Interrupt Handling ..... 30-20
30.3 SD16 A Registers ..... 30-22
31 DAC12 ..... 31-1
31.1 DAC12 Introduction ..... 31-2
31.2 DAC12 Operation ..... 31-6
31.2.1 DAC12 Core ..... 31-6
31.2.2 DAC12 Reference ..... 31-7
31.2.3 Updating the DAC12 Voltage Output ..... 31-8
31.2.4 DAC12_xDAT Data Format ..... 31-9
31.2.5 DAC12 Output Amplifier Offset Calibration ..... 31-10
31.2.6 Grouping Multiple DAC12 Modules ..... 31-11
31.2.7 DAC12 Interrupts ..... 31-12
31.3 DAC12 Registers ..... 31-13
32 Scan IF ..... 32-1
32.1 Scan IF Introduction ..... 32-2
32.2 Scan IF Operation ..... 32-4
32.2.1 Scan IF Analog F ront End ..... 32-4
32.2.2 Scan IF Timing State Machine ..... 32-14
32.2.3 Scan IF Processing State Machine ..... 32-20
32.2.4 Scan IF Debug Register ..... 32-26
32.2.5 Scan IF Interrupts ..... 32-27
32.2.6 Using the Scan IF with LC Sensors ..... 32-28
32.2.7 Using the Scan IF With Resistive Sensors ..... 32-32
32.2.8 Quadrature Decoding ..... 32-33
32.3 Scan IF Registers ..... 32-35
33 Embedded Emulation Module (EEM) ..... 33-1
33.1 EEM Introduction ..... 33-2
33.2 EEM Building Blocks ..... 33-4
33.2.1 Triggers ..... 33-4
33.2.2 Trigger Sequencer ..... 33-5
33.2.3 State Storage (Internal Trace Buffer) ..... 33-5
33.2.4 Clock Control ..... 33-5
33.3 EEM Configurations ..... 33-6

## Chapter 1

## Introduction

This chapter describes the architecture of the MS P 430.
Topic Page
1.1 Architecture ..... 1-2
1.2 Flexible Clock System ..... 1-2
1.3 Embedded Emulation ..... 1-3
1.4 Address Space ..... 1-4

### 1.1 Architecture

The MSP430 incorporates a 16 -bit RISC CPU, peripherals, and a flexible clock system that interconnect using a von Neumann common memory address bus (MAB) and memory data bus (MDB). P artnering a modern CPU with modular memory-mapped analog and digital peripherals, the MSP430 offers solutions for demanding mixed-signal applications.

Key features of the MSP 430x4xx family include:

- Ultralow-power architecture extends battery life
0.1- $\mu \mathrm{A}$ R AM retention

■ $0.8-\mu \mathrm{A}$ real-time clock mode

- 250- $\mu \mathrm{A} / \mathrm{MIPS}$ active
- High-performance analog ideal for precision measurement

■ 12-bit or 10 -bit ADC - 200 ksps , temperature sensor, $\mathrm{V}_{\text {Ref }}$

- 12-bit dual DAC
- Comparator-gated timers for measuring resistive elements
- Supply voltage supervisor
- 16-bit RISC CPU enables new applications at a fraction of the code size.

■ Large register file eliminates working file bottleneck

- Compact core design reduces power consumption and cost
- Optimized for modern high-level programming

■ Only 27 core instructions and seven addressing modes

- Extensive vectored-interrupt capability
- In-system programmable Flash permits flexible code changes, field upgrades, and data logging


### 1.2 Flexible Clock System

The clock system is designed specifically for battery-powered applications. A low-frequency auxiliary clock (ACLK) is driven directly from a common $32-\mathrm{kHz}$ watch crystal. The ACLK can be used for a background real-time clock self wake-up function. An integrated high-speed digitally controlled oscillator (DCO) can source the master clock (MCLK) used by the CPU and high-speed peripherals. By design, the DCO is active and stable in less than $6 \mu \mathrm{~s}$. MSP430-based solutions effectively use the high-performance 16 -bit RISC CPU in very short bursts.

- Low-frequency auxiliary clock = Ultralow-power standby mode
- High-speed master clock = High performance signal processing

Figure 1-1. MSP 430 Architecture


### 1.3 Embedded Emulation

Dedicated embedded emulation logic resides on the device itself and is accessed via JTAG using no additional system resources.

The benefits of embedded emulation include:
$\square$ Unobtrusive development and debug with full-speed execution, breakpoints, and single steps in an application are supported.

- Development is in-system and subject to the same characteristics as the final application.
- Mixed-signal integrity is preserved and not subject to cabling interference.


### 1.4 Address Space

The MSP430 von Neumann architecture has one address space shared with special function registers (SFRs), peripherals, RAM, and Flash/ROM memory as shown in Figure 1-2. See the device-specific data sheets for specific memory maps. Code access are always performed on even addresses. Data can be accessed as bytes or words.

The addressable memory space is 128 KB with future expansion planned.
Figure 1-2. Memory Map


### 1.4.1 Flash/ROM

The start address of Flash/ROM depends on the amount of Flash/ROM present and varies by device. The end address for Flash/ROM is OFFFFh for devices with less than 60kB of Flash/ROM; otherwise, it is device dependent. Flash can be used for both code and data. Word or byte tables can be stored and used in Flash/ROM without the need to copy the tables to RAM before using them.

The interrupt vector table is mapped into the upper 16 words of Flash/ROM address space, with the highest priority interrupt vector at the highest Flash/ROM word address (OFFFEh).
1.4.2 RAM

RAM starts at 0200h. The end address of RAM depends on the amount of RAM present and varies by device. RAM can be used for both code and data.

### 1.4.3 Peripheral Modules

Peripheral modules are mapped into the address space. The address space from 0100 to 01 FFh is reserved for 16 -bit peripheral modules. These modules should be accessed with word instructions. If byte instructions are used, only even addresses are permissible, and the high byte of the result is always 0 .

The address space from 010h to OFFh is reserved for 8-bit peripheral modules. These modules should be accessed with byte instructions. Read access of byte modules using word instructions results in unpredictable data in the high byte. If word data is written to a byte module only the low byte is written into the peripheral register, ignoring the high byte.

### 1.4.4 Special Function Registers (SFRs)

Some peripheral functions are configured in the SFRs. The SFRs are located in the lower 16 bytes of the address space and are organized by byte. SFRs must be accessed using byte instructions only. See the device-specific data sheets for applicable SFR bits.

### 1.4.5 Memory Organization

Bytes are located at even or odd addresses. Words are only located at even addresses as shown in Figure 1-3. When using word instructions, only even addresses may be used. The low byte of a word is always an even address. The high byte is at the next odd address. For example, if a data word is located at address $x x x 4 h$, then the low byte of that data word is located at address $x x x 4 h$, and the high byte of that word is located at address $x x x 5 h$.

Figure 1-3. Bits, Bytes, and Words in a Byte-Organized Memory

| - •• |  |  |  |  | xxxAh |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | . . Bits . . | 9 | 8 | xxx9h |
| 7 | 6 | . . Bits . . | 1 | 0 | xxx8h |
| Byte |  |  |  |  | xxx7h |
| Byte |  |  |  |  | xxx6h |
| Word (High Byte) |  |  |  |  | xxx5h |
| Word (Low Byte) |  |  |  |  | $x x x 4 h$ |
| - - |  |  |  |  | xxx3h |

## Chapter 2

## System Resets, Interrupts, and Operating Modes

This chapter describes the MSP430x4xx system resets, interrupts, and operating modes.
Topic Page
2.1 System Reset and Initialization ..... 2-2
2.2 Interrupts ..... 2-5
2.3 Operating Modes ..... 2-13
2.4 Principles for Low-Power Applications ..... 2-16
2.5 Connection of Unused Pins ..... 2-16

### 2.1 System Reset and Initialization

The system reset circuitry shown in Figure 2-1 sources both a power-on reset (POR) and a power-up clear (PUC) signal. Different events trigger these reset signals and different initial conditions exist depending on which signal was generated.

Figure 2-1. Power-On Reset and Power-Up Clear Schematic

$\dagger$ From watchdog timer peripheral module

A POR is a device reset. A POR is only generated by the following three events:

- Powering up the device
- A low signal on the RST/NMI pin when configured in the reset mode
- An SVS low condition when $\mathrm{PORON}=1$.

A PUC is always generated when a POR is generated, but a POR is not generated by a PUC. The following events trigger a PUC:

- A POR signal
- Watchdog timer expiration when in watchdog mode only
- Watchdog timer security key violation
- A Flash memory security key violation


### 2.1.1 Brownout Reset (BOR)

All MSP 430x4xx devices have a brownout reset circuit. The brownout reset circuit detects low supply voltages such as when a supply voltage is applied to or removed from the $\mathrm{V}_{\mathrm{CC}}$ terminal. The brownout reset circuit resets the device by triggering a POR signal when power is applied or removed. The operating levels are shown in Figure 2-2.

The POR signal becomes active when $\mathrm{V}_{C C}$ crosses the $\mathrm{V}_{C C}$ (start) level. It remains active until $\mathrm{V}_{\mathrm{CC}}$ crosses the $\mathrm{V}_{\left(\mathrm{B} \_I+\right)}$ threshold and the delay $\mathrm{t}_{(B O R)}$ elapses. The delay $\mathrm{t}_{(B O R)}$ is adaptive being longer for a slow ramping $\mathrm{V}_{\mathrm{CC}}$. The hysteresis $\mathrm{V}_{\text {hys( } \mathrm{B}_{-} \text {IT-) }}$ ensures that the supply voltage must drop below $\mathrm{V}_{\text {(B_IT-) }}$ to generate another POR signal from the brownout reset circuitry.

Figure 2-2. Brownout Timing


As the $\mathrm{V}_{\left(\mathrm{B}_{\text {_IT-) }}\right.}$ level is significantly above the $\mathrm{V}_{\text {(MIN })}$ level of the POR circuit, the BOR provides a reset for power failures where $V_{C C}$ does not fall below $V_{(\text {MIN }) .}$ See the device-specific data sheet for parameters.

### 2.1.2 Device Initial Conditions After System Reset

After a POR, the initial MSP430 conditions are:
$\square$ The RST/NMI pin is configured in the reset mode.

- I/O pins are switched to input mode as described in the Digital I/O chapter.
$\square$ Other peripheral modules and registers are initialized as described in their respective chapters in this manual.
$\square$ Status register (SR) is reset.
$\square$ The watchdog timer powers up active in watchdog mode.
- Program counter (PC) is loaded with address contained at reset vector location (OFFFEh). CPU execution begins at that address.


## Software Initialization

After a system reset, user software must initialize the MSP430 for the application requirements. The following must occur:

- Initialize the SP, typically to the top of RAM.
- Initialize the watchdog to the requirements of the application.
$\square$ Configure peripheral modules to the requirements of the application.
Additionally, the watchdog timer, oscillator fault, and flash memory flags can be evaluated to determine the source of the reset.


### 2.2 Interrupts

The interrupt priorities are fixed and defined by the arrangement of the modules in the connection chain as shown in Figure 2-3. The nearer a module is to the CPU/NMIRS, the higher the priority. Interrupt priorities determine what interrupt is taken when more than one interrupt is pending simultaneously.

There are three types of interrupts:
$\square$ System reset

- (Non)-maskable NMI
- Maskable

Figure 2-3. Interrupt P riority


### 2.2.1 (Non)-Maskable Interrupts (NMI)

(Non)-maskable NMI interrupts are not masked by the general interrupt enable bit (GIE), but are enabled by individual interrupt enable bits (ACCVIE, NMIIE, OFIE). When a NMI interrupt is accepted, all NMI interrupt enable bits are automatically reset. Program execution begins at the address stored in the (non)-maskable interrupt vector, OFFFCh. User software must set the required NMI interrupt enable bits for the interrupt to be re-enabled. The block diagram for NMI sources is shown in Figure 2-4.

A (non)-maskable NMI interrupt can be generated by three sources:

- An edge on the RST/NMI pin when configured in NMI mode
- An oscillator fault occurs
$\square$ An access violation to the flash memory


## Reset/NMI Pin

At power-up, the RST/NMI pin is configured in the reset mode. The function of the RST/NMI pins is selected in the watchdog control register WDTCTL. If the RST/NMI pin is set to the reset function, the CPU is held in the reset state as long as the RST/NMI pin is held low. After the input changes to a high state, the CPU starts program execution at the word address stored in the reset vector, OFFFEh.

If the RST/NMI pin is configured by user software to the NMI function, a signal edge selected by the WDTNMIES bit generates an NMI interrupt if the NMIIE bit is set. The RST/NMI flag NMIIFG is also set.

## Note: Holding RST/NMI Low

When configured in the NMI mode, a signal generating an NMI event should not hold the RST/NMI pin low. If a PUC occurs from a different source while the NMI signal is low, the device will be held in the reset state because a PUC changes the RST/NMI pin to the reset function.

## Note: Modifying WDTNMIES

When NMI mode is selected and the WDTNMIES bit is changed, an NMI can be generated, depending on the actual level at the RST/NMI pin. When the NMI edge select bit is changed before selecting the NMI mode, no NMI is generated.

Figure 2-4. Block Diagram of (Non)-Maskable Interrupt S ources


## Oscillator Fault

The oscillator fault signal warns of a possible error condition with the crystal oscillator. The oscillator fault can be enabled to generate an NMI interrupt by setting the OFIE bit. The OFIF G flag can then be tested by NMI the interrupt service routine to determine if the NMI was caused by an oscillator fault.

A PUC signal can trigger an oscillator fault, because the PUC switches the LFXT1 to LF mode, therefore switching off the HF mode. The PUC signal also switches off the XT2 oscillator.

## Flash Access Violation

The flash ACCVIFG flag is set when a flash access violation occurs. The flash access violation can be enabled to generate an NMI interrupt by setting the ACCVIE bit. The ACCVIFG flag can then be tested by NMI the interrupt service routine to determine if the NMI was caused by a flash access violation.

## Example of an NMI Interrupt Handler

The NMI interrupt is a multiple-source interrupt. An NMI interrupt automatically resets the NMIIE, OFIE, and ACCVIE interrupt-enable bits. The user NMI service routine resets the interrupt flags and re-enables the interrupt-enable bits according to the application needs as shown in Figure 2-5.

Figure 2-5. NMI Interrupt Handler


Note: Enabling NMI Interrupts with ACCVIE, NMIIE, and OFIE
To prevent nested NMI interrupts, the ACCVIE, NMIIE, and OFIE enable bits should not be set inside of an NMI interrupt service routine.

### 2.2.2 Maskable Interrupts

Maskable interrupts are caused by peripherals with interrupt capability including the watchdog timer overflow in interval-timer mode. Each maskable interrupt source can be disabled individually by an interrupt enable bit, or all maskable interrupts can be disabled by the general interrupt enable (GIE) bit in the status register (SR).

Each individual peripheral interrupt is discussed in the associated peripheral module chapter in this manual.

### 2.2.3 Interrupt Processing

When an interrupt is requested from a peripheral and the peripheral interrupt enable bit and GIE bit are set, the interrupt service routine is requested. Only the individual enable bit must be set for (non)-maskable interrupts to be requested.

## Interrupt Acceptance

The interrupt latency is six cycles, starting with the acceptance of an interrupt request and lasting until the start of execution of the first instruction of the interrupt-service routine, as shown in Figure 2-6. The interrupt logic executes the following:

1) Any currently executing instruction is completed.
2) The PC, which points to the next instruction, is pushed onto the stack.
3) The $S R$ is pushed onto the stack.
4) The interrupt with the highest priority is selected if multiple interrupts occurred during the last instruction and are pending for service.
5) The interrupt request flag resets automatically on single-source flags. Multiple source flags remain set for servicing by software.
6) The SR is cleared with the exception of SCG0, which is left unchanged. This terminates any low-power mode. Because the GIE bit is cleared, further interrupts are disabled.
7) The content of the interrupt vector is loaded into the PC: the program continues with the interrupt service routine at that address.

Figure 2-6. Interrupt Processing


## Return From Interrupt

The interrupt handling routine terminates with the instruction:
RETI (return from an interrupt service routine)
The return from the interrupt takes 5 cycles to execute the following actions and is illustrated in Figure 2-7.

1) The SR with all previous settings pops from the stack. All previous settings of GIE, CPUOFF, etc. are now in effect, regardless of the settings used during the interrupt service routine.
2) The PC pops from the stack and begins execution at the point where it was interrupted.

Figure 2-7. R eturn From Interrupt


Interrupt nesting is enabled if the GIE bit is set inside an interrupt service routine. When interrupt nesting is enabled, any interrupt occurring during an interrupt service routine will interrupt the routine, regardless of the interrupt priorities.

### 2.2.4 Interrupt Vectors

The interrupt vectors and the power-up starting address are located in the address range 0FFFFh to OFFEOh as described in Table 2-1. A vector is programmed by the user with the 16-bit address of the corresponding interrupt service routine. Some devices may contain more interrupt vectors. See the device-specific data sheet for the complete interrupt vector list.

Table 2-1. Interrupt Sources,Flags, and Vectors

| INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
| :---: | :---: | :---: | :---: | :---: |
| Power-up, external reset, watchdog, flash password | WDTIFG KEYV | Reset | OFFFEh | 15, highest |
| NMI, oscillator fault, flash memory access violation | NMIIFG <br> OFIFG <br> ACCVIFG | (non)-maskable (non)-maskable (non)-maskable | OFFFCh | 14 |
| Device-specific |  |  | OFFFAh | 13 |
| Device-specific |  |  | OFFF8h | 12 |
| Device-specific |  |  | OFFF6h | 11 |
| Watchdog timer | WDTIFG | maskable | OFFF4h | 10 |
| Device-specific |  |  | OFFF2h | 9 |
| Device-specific |  |  | OFFFOh | 8 |
| Device-specific |  |  | OFFEEh | 7 |
| Device-specific |  |  | OFFECh | 6 |
| Device-specific |  |  | OFFEAh | 5 |
| Device-specific |  |  | OFFE8h | 4 |
| Device-specific |  |  | OFFE6h | 3 |
| Device-specific |  |  | OFFE4h | 2 |
| Device-specific |  |  | OFFE2h | 1 |
| Device-specific |  |  | OFFEOh | 0, lowest |

### 2.2.5 Special Function Registers (SFRs)

Some module enable bits, interrupt enable bits, and interrupt flags are located in the SFRs. The SFRs are located in the lower address range and are implemented in byte format. SFRs must be accessed using byte instructions. See the device-specific data sheet for the SFR configuration.

### 2.3 Operating Modes

The MSP 430 family is designed for ultralow-power applications and uses different operating modes shown in Figure 2-9.

The operating modes take into account three different needs:
$\square$ Ultralow-power

- Speed and data throughput
$\square$ Minimization of individual peripheral current consumption
The MSP430 typical current consumption is shown in Figure 2-8.
Figure 2-8. Typical Current Consumption of $41 \times$ Devices vs Operating Modes


The low-power modes 0 to 4 are configured with the CPUOFF, OSCOFF, SCG0, and SCG1 bits in the status register. The advantage of including the CPUOFF, OSCOFF, SCG0, and SCG1 mode-control bits in the status register is that the present operating mode is saved onto the stack during an interrupt service routine. Program flow returns to the previous operating mode if the saved SR value is not altered during the interrupt service routine. Program flow can be returned to a different operating mode by manipulating the saved SR value on the stack inside of the interrupt service routine. The mode-control bits and the stack can be accessed with any instruction.

When setting any of the mode-control bits, the selected operating mode takes effect immediately. Peripherals operating with any disabled clock are disabled until the clock becomes active. The peripherals may also be disabled with their individual control register settings. All I/O port pins and RAM/registers are unchanged. Wake up is possible through all enabled interrupts.

Figure 2-9. MSP430x4xx Operating Modes For FLL+Clock System


| SCG1 | SCG0 | OSCOFF | CPUOFF | Mode | CPU and Clocks Status |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | Active | CPU is active, all enabled clocks are active <br> 0 |
| 0 | 0 | 1 | LPM0 | CPU, MCLK are disabled (41x/42x peripheral MCLK <br> remains on) <br> SMCLK, ACLK are active <br> CPU, MCLK, DCO oscillator are disabled (41x/42x <br> peripheral MCLK remains on) <br> DC generator is disabled if the DCO is not used for <br> MCLK or SMCLK in active mode |  |
| SMCLK, ACLK are active |  |  |  |  |  |

### 2.3.1 Entering and Exiting Low-Power Modes

An enabled interrupt event wakes the MSP 430 from any of the low-power operating modes. The program flow is:

- Enter interrupt service routine:

■ The PC and SR are stored on the stack

- The CPUOFF, SCG1, and OSCOFF bits are automatically reset
$\square$ Options for returning from the interrupt service routine:
- The original SR is popped from the stack, restoring the previous operating mode.
- The SR bits stored on the stack can be modified within the interrupt service routine returning to a different operating mode when the RETI instruction is executed.

```
; Enter LPMO Example
    BIS #GIE+CPUOFF,SR ; Enter LPMO
; ... ; Program stops here
; Exit LPMO Interrupt Service Routine
    BIC #CPUOFF,O(SP) ; Exit LPMO On RETI
    RETI
; Enter LPM3 Example
    BIS #GIE+CPUOFF+SCG1+SCGO,SR ; Enter LPM3
; ... ; Program stops here
; Exit LPM3 Interrupt Service Routine
    BIC #CPUOFF+SCG1+SCGO,O(SP) ; Exit LPM3 on RETI
    RETI
```


## Extended Time in Low-Power Modes

The negative temperature coefficient of the DCO should be considered when the DCO is disabled for extended low-power mode periods. If the temperature changes significantly, the DCO frequency at wake-up may be significantly different from when the low-power mode was entered and may be out of the specified operating range. To avoid this, the DCO can be set to it lowest value before entering the low-power mode for extended periods of time where temperature can change.

```
; Enter LPM4 Example with Iowest DCO Setting
    BIC.B #FN_8+FN_4+FN_3+FN_2,&SCFIO ; Lowest Range
    MOV.B #010h,&SCFI1- ; Select Tap 2
    BIS #GIE+CPUOFF+OSCOFF+SCG1+SCGO,SR; Enter LPM4
; ... ; Program stops
; Interrupt Service Routine
    BIC #CPUOFF+OSCOFF+SCG1+SCGO,O(SP); Exit LPM4 On RETI
    RETI
```


### 2.4 Principles for Low-Power Applications

Often, the most important factor for reducing power consumption is using the MSP430's clock system to maximize the time in LPM3. LPM3 power consumption is less than $2 \mu \mathrm{~A}$ typical with both a real-time clock function and all interrupts active. A $32-\mathrm{kHz}$ watch crystal is used for the ACLK, and the CPU is clocked from the DCO (normally off) which has a 6 - $\mu \mathrm{s}$ wake-up time.
$\square$ Use interrupts to wake the processor and control program flow.
$\square$ Peripherals should be switched on only when needed.

- Use low-power integrated peripheral modules in place of software driven functions. For example Timer_A and Timer_B can automatically generate PWM and capture external timing, with no CPU resources.
- Calculated branching and fast table look-ups should be used in place of flag polling and long software calculations.
- Avoid frequent subroutine and function calls due to overhead.
$\square$ For longer software routines, single-cycle CPU registers should be used.


### 2.5 Connection of Unused Pins

The correct termination of all unused pins is listed in Table 2-2.
Table 2-2. Connection of Unused P ins

| Pin | Potential | Comment |
| :---: | :---: | :---: |
| $\mathrm{AV}_{\text {cc }}$ | DV ${ }_{\text {CC }}$ |  |
| AV $\mathbf{S S}^{\text {S }}$ | DV SS |  |
| $\mathrm{V}_{\text {REF+ }}$ | Open |  |
| Veref+ | DV ${ }_{\text {S }}$ |  |
| $\mathbf{V}_{\text {REF- }} / \mathbf{V e} \mathrm{e}_{\text {REF- }}$ | DV SS |  |
| XIN | DV ${ }_{\text {cc }}$ |  |
| XOUT | Open |  |
| XT2IN | DV ${ }_{\text {S }}$ | 43x, 44x. and 46x devices |
| XT20UT | Open | $43 x, 44 x$, and $46 x$ devices |
| Px. 0 to Px. 7 | Open | Switched to port function, output direction |
| RST/NMI | DV ${ }_{\text {CC }}$ or $\mathrm{V}_{\text {CC }}$ | $47-\mathrm{k} \Omega$ pullup with $10-\mathrm{nF}\left(2.2 \mathrm{nF}{ }^{\dagger}\right)$ pulldown |
| R03 | DV SS |  |
| COMO | Open |  |
| TDO/TDI/TMS/ TCK | Open |  |
| Ax (dedicated) | Open | $42 x$ devices |
| Sxx | Open |  |

$\dagger$ MSP 430F41x2 only: The pulldown capacitor should not exceed 2.2 nF when using Spy-Bi-Wire interface in Spy-Bi-W ire mode or in 4 -wire JTAG mode with TI tools like FET interfaces or GANG programmers.

## Chapter 3

## RISC 16-Bit CPU

This chapter describes the MSP430 CPU, addressing modes, and instruction set.
Topic Page
3.1 CPU Introduction ..... 3-2
3.2 CPU Registers ..... 3-4
3.3 Addressing Modes ..... 3-9
3.4 Instruction Set ..... 3-17

### 3.1 CPU Introduction

The CPU incorporates features specifically designed for modern programming techniques such as calculated branching, table processing and the use of high-level languages such as $C$. The CPU can address the complete address range without paging.

The CPU features include:
$\square$ RISC architecture with 27 instructions and 7 addressing modes
$\square$ Orthogonal architecture with every instruction usable with every addressing mode
$\square$ Full register access including program counter, status registers, and stack pointer
$\square$ Single-cycle register operations
$\square$ Large 16-bit register file reduces fetches to memory
$\square$ 16-bit address bus allows direct access and branching throughout entire memory range
$\square$ 16-bit data bus allows direct manipulation of word-wide arguments
$\square$ Constant generator provides six most used immediate values and reduces code size
$\square$ Direct memory-to-memory transfers without intermediate register holding
$\square$ Word and byte addressing and instruction formats
The block diagram of the CPU is shown in Figure 3-1.

Figure 3-1. CPU Block Diagram


### 3.2 CPU Registers

The CPU incorporates sixteen 16 -bit registers. R0, R1, R2 and R3 have dedicated functions. R4 to R15 are working registers for general use.

### 3.2.1 Program Counter (PC)

The 16 -bit program counter ( $\mathrm{PC} / \mathrm{R} 0$ ) points to the next instruction to be executed. Each instruction uses an even number of bytes (two, four, or six), and the PC is incremented accordingly. Instruction accesses in the 64-KB address space are performed on word boundaries, and the PC is aligned to even addresses. Figure 3-2 shows the program counter.

Figure 3-2. Program C ounter


The PC can be addressed with all instructions and addressing modes. A few examples:

```
MOV #LABEL,PC; Branch to address LABEL
MOV LABEL,PC ; Branch to address contained in LABEL
MOV @R14,PC ; Branch indirect to address in R14
```


### 3.2.2 Stack Pointer (SP)

The stack pointer (SP/R1) is used by the CPU to store the return addresses of subroutine calls and interrupts. It uses a predecrement, postincrement scheme. In addition, the SP can be used by software with all instructions and addressing modes. Figure $3-3$ shows the SP. The SP is initialized into RAM by the user, and is aligned to even addresses.

Figure 3-4 shows stack usage.
Figure 3-3. Stack Pointer

| 15 | 1 |
| :---: | :---: |
| Stack Pointer Bits 15 to 1 | 0 |

```
MOV 2(SP),R6 ; Item | 2 -> R6
MOV R7,O(SP) ; Overwrite TOS with R7
PUSH #O123h ; Put O123h onto TOS
POP R8 ; R8 = 0123h
```

Figure 3-4. Stack Usage


The special cases of using the SP as an argument to the PUSH and POP instructions are described and shown in Figure 3-5.

Figure 3-5. PUSH SP - POP SP Sequence


The stack pointer is changed after a PUSH SP instruction.

POP SP


The stack pointer is not changed after a POP SP instruction. The POP SP instruction places SP1 into the stack pointer SP (SP2=SP1)

### 3.2.3 Status Register (SR)

The status register (SR/R2), used as a source or destination register, can be used in the register mode only addressed with word instructions. The remaining combinations of addressing modes are used to support the constant generator. Figure 3-6 shows the SR bits.

Figure 3-6. Status Register Bits


Table 3-1 describes the status register bits.
Table 3-1. Description of Status Register Bits

| Bit | Description |
| :---: | :---: |
| V | Overflow bit. This bit is set when the result of an arithmetic operation overflows the signed-variable range. |
|  | $\operatorname{ADD}(\mathrm{B}), \operatorname{ADDC}(\mathrm{B}) \quad$ Set when: <br>  Positive $+\mathrm{Positive}=$ Negative <br>  Negative + Negative $=$ Positive, <br>  otherwise reset |
|  | $\begin{array}{ll} S \cup B(, B), S \cup B C(, ~ B), C M P(. B) \quad & \text { Set when: } \\ & \text { Positive }- \text { Negative }=\text { Negative } \\ & \text { Negative }- \text { Positive }=\text { Positive }, \\ & \text { otherwise reset } \end{array}$ |
| SCG1 | System clock generator 1. This bit, when set, turns off the DCO dc generator, if DCOCLK is not used for MCLK or SMCLK. |
| SCG0 | System clock generator 0 . This bit, when set, turns off the FLL+loop control |
| OSCOFF | Oscillator Off. This bit, when set, turns off the LFXT1 crystal oscillator, when LFXT1CLK is not use for MCLK or SMCLK |
| CPUOFF | CPU off. This bit, when set, turns off the CPU. |
| GIE | General interrupt enable. This bit, when set, enables maskable interrupts. When reset, all maskable interrupts are disabled. |
| N | Negative bit. This bit is set when the result of a byte or word operation is negative and cleared when the result is not negative. |
|  | Word operation: <br> $N$ is set to the value of bit 15 of the result |
|  | Byte operation: <br> $N$ is set to the value of bit 7 of the result |
| Z | Zero bit. This bit is set when the result of a byte or word operation is 0 and cleared when the result is not 0 . |
| C | Carry bit. This bit is set when the result of a byte or word operation produced a carry and cleared when no carry occurred. |

### 3.2.4 Constant Generator Registers CG1 and CG2

Six commonly-used constants are generated with the constant generator registers R2 and R3, without requiring an additional 16-bit word of program code. The constants are selected with the source-register addressing modes (As), as described in Table 3-2.

Table 3-2.Values of Constant Generators CG1, CG2

| Register | As | Constant | Remarks |
| :--- | :--- | :--- | :--- |
| R2 | 00 | ----- | Register mode |
| R2 | 01 | $(0)$ | Absolute address mode |
| R2 | 10 | 00004 h | +4, bit processing |
| R2 | 11 | 00008 h | +8, bit processing |
| R3 | 00 | 00000 h | 0, word processing |
| R3 | 01 | 00001 h | +1 |
| R3 | 10 | 00002 h | +2, bit processing |
| R3 | 11 | $0 F F F F h$ | -1, word processing |

The constant generator advantages are:
$\square$ No special instructions required

- No additional code word for the six constants
$\square$ No code memory access required to retrieve the constant
The assembler uses the constant generator automatically if one of the six constants is used as an immediate source operand. Registers R2 and R3, used in the constant mode, cannot be addressed explicitly; they act as source-only registers.


## Constant Generator - Expanded Instruction Set

The RISC instruction set of the MSP430 has only 27 instructions. However, the constant generator allows the MSP 430 assembler to support 24 additional, emulated instructions. For example, the single-operand instruction:

```
CLR dst
```

is emulated by the double-operand instruction with the same length:
MOV R3,dst
where the \# is replaced by the assembler, and R3 is used with As $=00$.
INC dst
is replaced by:
ADD

$$
0(R 3), d s t
$$

### 3.2.5 General-Purpose Registers R4 to R15

Twelve registers, R4 to R15, are general-purpose registers. All of these registers can be used as data registers, address pointers, or index values, and they can be accessed with byte or word instructions as shown in Figure 3-7.

Figure 3-7. Register-Byte/Byte-R egister Operations


Byte-R egister Operation
High Byte Low Byte


## Example Byte-Register Operation

R $5=01202 \mathrm{~h}$
$R 6=0223 \mathrm{~h}$
$\operatorname{Mem}(0223 \mathrm{~h})=05 \mathrm{Fh}$

ADD.B @R6,R5

05Fh

| $+012 h$ |
| :---: |
| $0 A 1 h$ |

Mem (0203h) $=0 \mathrm{~A} 1 \mathrm{~h}$
$\mathrm{C}=0, \mathrm{Z}=0, \mathrm{~N}=1$
(Low byte of register)
+(Addressed byte)
->(Addressed byte)

R5 $=00061 \mathrm{~h}$
$\mathrm{C}=0, \mathrm{Z}=0, \mathrm{~N}=0$
(Addressed byte)

+ (Low byte of register)
->(Low byte of register, zero to High byte)


### 3.3 Addressing Modes

Seven addressing modes for the source operand and four addressing modes for the destination operand can address the complete address space with no exceptions. The bit numbers in Table 3-3 describe the contents of the As (source) and Ad (destination) mode bits.

Table 3-3. Source/Destination Operand Addressing Modes

| As/Ad | Addressing Mode | Syntax | Description |
| :---: | :---: | :---: | :---: |
| 00/0 | Register mode | Rn | Register contents are operand |
| 01/1 | Indexed mode | $X(R n)$ | ( $R n+X$ ) points to the operand. $X$ is stored in the next word. |
| 01/1 | Symbolic mode | ADDR | ( $P C+X$ ) points to the operand. $X$ is stored in the next word. Indexed mode $X(P C)$ is used. |
| 01/1 | Absolute mode | \&ADDR | The word following the instruction contains the absolute address. $X$ is stored in the next word. Indexed mode $X(S R)$ is used. |
| 10/- | Indirect register mode | @ Rn | $R n$ is used as a pointer to the operand. |
| 11/- | Indirect autoincrement | @ R n+ | Rn is used as a pointer to the operand. Rn is incremented afterwards by 1 for .B instructions and by 2 for . $W$ instructions. |
| 11/- | Immediate mode | \#N | The word following the instruction contains the immediate constant N . Indirect autoincrement mode @ PC+is used. |

The seven addressing modes are explained in detail in the following sections. Most of the examples show the same addressing mode for the source and destination, but any valid combination of source and destination addressing modes is possible in an instruction.

## Note: Use of Labels EDE, TONI, TOM, and LEO

Throughout MSP430 documentation, EDE, TONI, TOM, and LEO are used as generic labels. They are only labels. They have no special meaning.

### 3.3.1 Register Mode

The register mode is described in Table 3-4.
Table 3-4. Register Mode Description


The data in the register can be accessed using word or byte instructions. If byte instructions are used, the high byte is always 0 in the result. The status bits are handled according to the result of the byte instruction.

### 3.3.2 Indexed Mode

The indexed mode is described in Table 3-5.
Table 3-5. Indexed Mode Description

| Assembler Code | Content of ROM |
| :---: | :---: |
| MOV 2(R5), 6(R6) | $\operatorname{MOV} \quad \mathrm{X}(\mathrm{R} 5), \mathrm{Y}(\mathrm{R} 6)$ |
|  | $\mathrm{X}=2$ |
|  | $Y=6$ |

Length: Two or three words
Operation: Move the contents of the source address (contents of R $5+2$ ) to the destination address (contents of $R 6+6$ ). The source and destination registers (R5 and R6) are not affected. In indexed mode, the program counter is incremented automatically so that program execution continues with the next instruction.

Comment: Valid for source and destination
Example: MOV 2(R5),6(R6);

| B efore: | Address Space | Register |  | After: | Address <br> Space | Register |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0FF16h | 0xxxxh | PC |  |
| OFF16h | 00006h | PC ${ }^{\text {R5 }}$ | 01080h |  | 00006h |  | 01080h |
| OFF14h | 00002h |  | 0108Ch | 0FF14h | 00002h |  | 0108Ch |
| OFF12h | 04596h |  |  | OFF12h | 04596h |  |  |
|  |  |  |  |  |  |  |  |


| 01094h |  | 0108Ch | 01094h |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0xxxxh | $\frac{+0006 h}{+01092 h}$ |  | 0xxxxh |
| 01092h | 05555h |  | 01092h | 01234h |
| 01090h | 0xxxxh |  | 01090h | 0xxxxh |
|  |  |  |  |  |


| 01084h |  | $\begin{aligned} & \text { 01080h } \\ & +0002 \mathrm{~h} \\ & \hline 01082 \mathrm{~h} \end{aligned}$ | 01084h 01082h |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0xxxxh |  |  | 0xxxxh |
| 01082h | 01234h |  |  | 01234h |
| 01080h | 0xxxxh |  | 01080h | 0xxxxh |
|  |  |  |  |  |

### 3.3.3 Symbolic Mode

The symbolic mode is described in Table 3-6.
Table 3-6. Symbolic Mode Description

| Assembler Code | Content of ROM |
| :---: | :---: |
| MOV EDE, TONI | MOV $X(P C), Y(P C)$ |
|  | $X=E D E-P C$ |
|  | $Y=T O N I-P C$ |

Length: Two or three words
Operation: Move the contents of the source address EDE (contents of $\mathrm{PC}+\mathrm{X}$ ) to the destination address TONI (contents of $\mathrm{PC}+\mathrm{Y}$ ). The words after the instruction contain the differences between the PC and the source or destination addresses. The assembler computes and inserts offsets $X$ and $Y$ automatically. With symbolic mode, the program counter (PC) is incremented automatically so that program execution continues with the next instruction.

Comment: Valid for source and destination
Example: MOV EDE,TONI ; Source address EDE = OFO16h ; Dest. address TONI =01114h

Before:
After:

| Address | Register |
| :--- | :--- |
| Space |  |

Address Register Space


|  |  |
| :--- | :---: |
| 0F018h | Oxxxxh |
| 0F016h | OA123h |
| OF014h | Oxxxxh |
|  |  |


| $\begin{array}{r} 0 F F 14 h \\ +0 F 102 h \\ \hline \end{array}$ | 0F018h |  |
| :---: | :---: | :---: |
|  |  | 0xxxxh |
| 0F016h | 0F016h | 0A123h |
|  | 0F014h | 0xxxxh |
|  |  |  |


| 01116h |  | $\begin{array}{r} \text { OFF16h } \\ +011 \mathrm{FEh} \\ \hline \end{array}$ | 01116h |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0xxxxh |  |  | 0xxxxh |
| 01114h | 05555h | 01114h | 01114h | 0A123h |
| 01112h | 0xxxxh |  | 01112h | 0xxxxh |
|  |  |  |  |  |

### 3.3.4 Absolute Mode

The absolute mode is described in Table 3-7.
Table 3-7. Absolute Mode Description


This address mode is mainly for hardware peripheral modules that are located at an absolute, fixed address. These are addressed with absolute mode to ensure software transportability (for example, position-independent code).

### 3.3.5 Indirect Register Mode

The indirect register mode is described in Table 3-8.
Table 3-8. Indirect Mode Description

| Assembler Code | Content of ROM |
| :---: | :---: |
| MOV @R10, 0(R11) | MOV @R10, 0(R11) |

Length: One or two words
Operation: Move the contents of the source address (contents of R10) to the destination address (contents of R11). The registers are not modified.

Comment: Valid only for source operand. The substitute for destination operand is $0(\mathrm{Rd})$.

Example: MOV.B @R10,O(R11)

| Before: | Address Space | Register |  | After: | Address Space | PC $\quad$ Register |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0xxxxh |  |  | 0xxxxh |  |  |
| OFF16h | 0000h | PC R11 | 0FA33h |  | 0FF16h <br> 0FF14h <br> OFF12h | 0000h | R10 | 0FA33h |
| 0FF14h | 04AEBh |  | 002A7h | 04AEBh |  | R11 | 002A7h |
| OFF12h | 0xxxxh |  |  | 0xxxxh |  |  |  |
|  |  |  |  |  |  |  |  |



### 3.3.6 Indirect Autoincrement Mode

The indirect autoincrement mode is described in Table 3-9.
Table 3-9. Indirect Autoincrement Mode Description


The autoincrementing of the register contents occurs after the operand is fetched. This is shown in Figure 3-8.

Figure 3-8. Operand Fetch Operation


### 3.3.7 Immediate Mode

The immediate mode is described in Table 3-10.
Table 3-10.Immediate Mode Description


### 3.4 Instruction Set

The complete MSP430 instruction set consists of 27 core instructions and 24 emulated instructions. The core instructions are instructions that have unique op-codes decoded by the CPU. The emulated instructions are instructions that make code easier to write and read, but do not have op-codes themselves, instead they are replaced automatically by the assembler with an equivalent core instruction. There is no code or performance penalty for using emulated instruction.

There are three core-instruction formats:

- Dual operand
- Single operand
- Jump

All single-operand and dual-operand instructions can be byte or word instructions by using .B or .W extensions. Byte instructions are used to access byte data or byte peripherals. Word instructions are used to access word data or word peripherals. If no extension is used, the instruction is a word instruction.

The source and destination of an instruction are defined by the following fields:
src The source operand defined by As and S-reg
dst The destination operand defined by Ad and D-reg
As The addressing bits responsible for the addressing mode used for the source (src)
S-reg The working register used for the source (src)
Ad The addressing bits responsible for the addressing mode used for the destination (dst)
D-reg The working register used for the destination (dst)
B/W Byte or word operation:
0 : word operation
1: byte operation

## Note: Destination Address

Destination addresses are valid anywhere in the memory map. However, when using an instruction that modifies the contents of the destination, the user must ensure the destination address is writable. For example, a masked-ROM location would be a valid destination address, but the contents are not modifiable, so the results of the instruction would be lost.

### 3.4.1 Double-Operand (Format I) Instructions

Figure 3-9 illustrates the double-operand instruction format.
Figure 3-9. Double-O perand Instruction Format

| 15 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 3-11 lists and describes the double operand instructions.
Table 3-11. Double-O perand Instructions

| Mnemonic | S-Reg, <br> D-Reg | Operation | Status Bits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | N | Z | C |
| MOV ( B ) | src, dst | src $\rightarrow$ dst | - | - | - | - |
| ADD ( B) | src, dst | $\mathrm{src}+\mathrm{dst} \rightarrow \mathrm{dst}$ | * | * | * | * |
| ADDC(. B$)$ | src, dst | $\mathrm{src}+\mathrm{dst}+\mathrm{C} \rightarrow \mathrm{dst}$ | * | * | * | * |
| SUB (. B) | src, dst | $\mathrm{dst}+$. not.src $+1 \rightarrow \mathrm{dst}$ | * | * | * | * |
| $S \cup B C(, B)$ | src, dst | dst + . not.src $+\mathrm{C} \rightarrow$ dst | * | * | * | * |
| CMP ( . B) | src,dst | dst - src | * | * | * | * |
| DADD (.B) | src,dst | src + dst $+\mathrm{C} \rightarrow$ dst (decimally) | * | * | * | * |
| $B \mid T(. B)$ | src,dst | src .and. dst | 0 | * | * | * |
| $B \mid C(1, B)$ | src, dst | .not.src .and. dst $\rightarrow$ dst | - | - | - | - |
| $B \backslash S(. B)$ | src, dst | src .or. dst $\rightarrow$ dst | - | - | - | - |
| XOR(. B$)$ | src, dst | sre .xor. dst $\rightarrow$ dst | * | * | * | * |
| AND ( , B) | src, dst | src .and. dst $\rightarrow$ dst | 0 | * | * | * |

* The status bit is affected
- The status bit is not affected

0 The status bit is cleared
1 The status bit is set

## Note: Instructions CMP and SUB

The instructions CMP and SUB are identical except for the storage of the result. The same is true for the BIT and AND instructions.

### 3.4.2 Single-Operand (Format II) Instructions

Figure 3-10 illustrates the single-operand instruction format.
Figure 3-10. Single-Operand Instruction Format


Table 3-12 lists and describes the single operand instructions.
Table 3-12. Single-O perand Instructions

| Mnemonic | S-Reg, <br> D-Reg | Operation | Status Bits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | N | Z | C |
| RRC( . B) | dst | $\mathrm{C} \rightarrow \mathrm{MSB} \rightarrow \ldots \ldots . \mathrm{LSB} \rightarrow \mathrm{C}$ | * | * | * | * |
| RRA( $\mathrm{B}_{\text {) }}$ | dst | MSB $\rightarrow$ MSB $\rightarrow \ldots$ LSB $\rightarrow$ C | 0 | * | * | * |
| PUSH(.B) | src | SP - $2 \rightarrow$ SP, src $\rightarrow$ @ SP | - | - | - | - |
| S WP B | dst | Swap bytes | - | - | - | - |
| CALL | dst | $\begin{aligned} & S P-2 \rightarrow S P, P C+2 \rightarrow @ S P \\ & \text { dst } \rightarrow P C \end{aligned}$ | - | - | - | - |
| RETI |  | TOS $\rightarrow$ SR, SP + $2 \rightarrow$ SP | * | * | * | * |
|  |  | $T O S \rightarrow P C, S P+2 \rightarrow S P$ |  |  |  |  |
| SXT | dst | Bit $7 \rightarrow$ Bit 8........Bit 15 | 0 | * | * | * |

* The status bit is affected
- The status bit is not affected

0 The status bit is cleared
1 The status bit is set
All addressing modes are possible for the CALL instruction. If the symbolic mode (ADDRESS), the immediate mode (\#N), the absolute mode (\&EDE), or the indexed mode $x(R N)$ is used, the word that follows contains the address information.

### 3.4.3 Jumps

Figure 3-11 shows the conditional-jump instruction format.
Figure 3-11. J ump Instruction Format


Table 3-13 lists and describes the jump instructions.
Table 3-13.J ump Instructions

| Mnemonic | S-Reg, D-Reg | Operation |
| :--- | :--- | :--- |
| JEQ/ J Z | Label | Jump to label if zero bit is set |
| JNE / JNZ | Label | Jump to label if zero bit is reset |
| JC | Label | Jump to label if carry bit is set |
| JNC | Label | Jump to label if carry bit is reset |
| JN | Label | Jump to label if negative bit is set |
| JGE | Label | Jump to label if (N.XOR.V) $=0$ |
| JL | Label | Jump to label if $(N . X O R . V)=1$ |
| JMP | Label | Jump to label unconditionally |

Conditional jumps support program branching relative to the PC and do not affect the status bits. The possible jump range is from -511 to +512 words relative to the PC value at the jump instruction. The 10-bit program-counter offset is treated as a signed 10 -bit value that is doubled and added to the program counter:

$$
P C_{\text {new }}=P C_{\text {old }}+2+P C_{\text {offset }} \times 2
$$

* ADC[.W]
* ADC.B

Syntax

## Operation

Emulation

## Description

Status Bits

Mode Bits

## Example

Example

Add carry to destination
Add carry to destination
ADC dst or ADC.W dst ADC.B dst
$d s t+C->d s t$
ADDC \#0,dst
ADDC.B \#0,dst
The carry bit $(C)$ is added to the destination operand. The previous contents of the destination are lost.
$N$ : Set if result is negative, reset if positive
Z: Set if result is zero, reset otherwise
C: Set if dst was incremented from 0FFFFh to 0000, reset otherwise Set if dst was incremented from 0FFh to 00, reset otherwise
V : Set if an arithmetic overflow occurs, otherwise reset
OSCOFF, CPUOFF, and GIE are not affected.
The 16 -bit counter pointed to by $R 13$ is added to a 32 -bit counter pointed to by R12.
ADD @ R13,0(R12) ;Add LSDs
ADC 2(R12) ; Add carry to MSD
The 8-bit counter pointed to by R13 is added to a 16 -bit counter pointed to by R 12.

| ADD.B | $@ R 13,0(R 12)$ | ; Add LSDs |
| :--- | :--- | :--- |
| ADC.B | $1(R 12)$ | ; Add carry to MSD |




BIC[.W] Clear bits in destination
BIC.B Clear bits in destination
Syntax BIC src,dst or BIC.W src,dst
BIC.B src,dst
Operation
.NOT.src .AND. dst ->dst
Description
Status BitsThe inverted source operand and the destination operand are logicallyANDed. The result is placed into the destination. The source operand is notaffected.
Status bits are not affected.
Mode Bits OSCOFF, CPUOFF, and GIE are not affected.
Example
The six MSBs of the RAM word LEO are cleared.
BIC \#OFCOOh,LEO ; Clear 6 MSBs in MEM(LEO)
The five MSBs of the RAM byte LEO are cleared.
BIC.B \#OF8h,LEO ; Clear 5 MSBs in Ram location LEO

| BIS[.W] <br> BIS.B | Set bits in destination <br> Set bits in destination |
| :--- | :--- |
| Syntax | BIS src,dst or BIS.W src, dst <br> BIS.B src,dst |
| Operation | src.OR. dst -> dst |$\quad$| The source operand and the destination operand are logically ORed. The |
| :--- |
| Description |
| result is placed into the destination. The source operand is not affected. |

BIT[.W]
BIT.B
Syntax
Operation
Description

Status Bits

Mode Bits
Example

## Example

## Example

Test bits in destination
Test bits in destination
BIT src,dst or BIT.W src,dst
src .AND. dst
The source and destination operands are logically ANDed. The result affects only the status bits. The source and destination operands are not affected.
$N$ : Set if MSB of result is set, reset otherwise
Z: Set if result is zero, reset otherwise
C: Set if result is not zero, reset otherwise (.NOT. zero)
V: Reset
OSCOFF, CPUOFF, and GIE are not affected.
If bit 9 of R 8 is set, a branch is taken to label TOM.

| BIT | \#0200h,R8 | ; bit 9 of R8 set? |
| :--- | :--- | :--- |
| JNZ | TOM | ; Yes, branch to TOM |
| $\ldots$ |  | ; No, proceed |

If bit 3 of R 8 is set, a branch is taken to label TOM.

| BIT.B | \#8,R8 |
| :--- | :--- |
| J C | TOM |

A serial communication receive bit ( $R C V$ ) is tested. Because the carry bit is equal to the state of the tested bit while using the BIT instruction to test a single bit, the carry bit is used by the subsequent instruction; the read information is shifted into register RECBUF.
; Serial communication with LSB is shifted first:
; $x X X X \quad X X X X \quad X X X X \quad X X X X$
BIT.B \#RCV,RCCTL ; B it info into carry
RRC RECBUF ; Carry $\rightarrow$ MSB of RECBUF
; CXXX XXXX
; repeat previous two instructions
; 8 times
; CCCC CCCC
; ^ ^
; MSB LSB
; Serial communication with MSB shifted first:
BIT.B \#RCV,RCCTL ; Bit info into carry
RLC.B RECBUF ; Carry $->$ LSB of RECBUF
; xxxx xxxc
; repeat previous two instructions
; 8 times
; CCCC CCCC
; LSB
; MSB


| CALL | Subroutine |  |  |
| :---: | :---: | :---: | :---: |
| Syntax | CALL | dst |  |
| Operation | dst | -> tmp | dst is evaluated and stored |
|  | SP - 2 | ->SP |  |
|  | PC | ->@SP | PC updated to TOS |
|  | tmp | $\rightarrow$ PC | dst saved to PC |
| Description | A subroutine call is made to an address anywhere in the 64 K address space. All addressing modes can be used. The return address (the address of the following instruction) is stored on the stack. The call instruction is a word instruction. |  |  |
| Status Bits | Status bits are not affected. |  |  |
| Example | Examples for all addressing modes are given. |  |  |
|  | CALL | \#EXEC ; | ; Call on label EXEC or immediate address (e.g. \#OA4h) $\text { ;SP-2 } \rightarrow \text { SP, PC +2 } \rightarrow \text { @SP, @ PC }+\rightarrow \text { PC }$ |
|  | CALL | EXEC | ; Call on the address contained in EXEC ; SP-2 $\rightarrow$ SP, PC+2 $\rightarrow$ @SP, X(PC) $\rightarrow$ PC ; Indirect address |
|  | CALL | \&EXEC | ; Call on the address contained in absolute address <br> ; EXEC $; S P-2 \rightarrow S P, P C+2 \rightarrow @ S P, X(0) \rightarrow P C$ <br> ; Indirect address |
|  | CALL | R5 ; | ; Call on the address contained in R5 ; SP-2 $\rightarrow$ SP, PC $+2 \rightarrow$ @ SP, R5 $\rightarrow$ PC ; Indirect R5 |
|  | CALL | @R5 $\quad$; | ; Call on the address contained in the word ; pointed to by R5 $; \mathrm{SP}-2 \rightarrow \mathrm{SP}, \mathrm{PC}+2 \rightarrow @ \mathrm{SP}, @ \mathrm{R} 5 \rightarrow \mathrm{PC}$ <br> ; Indirect, indirect R5 |
|  | CALL | @R5+ $\quad$; | Call on the address contained in the word pointed to by R5 and increment pointer in R5. The next time-S/W flow uses R5 pointerit can alter the program execution due to access to next address in a table pointed to by R5 SP-2 $\rightarrow$ SP, PC+2 $\rightarrow$ @SP, @R5 $\rightarrow$ PC Indirect, indirect R5 with autoincrement |
|  | CALL | X(R5) $\quad$; | ; Call on the address contained in the address pointed ; to by R5 + X (e.g. table with address starting at X) ; $X$ can be an address or a label $; S P-2 \rightarrow S P, P C+2 \rightarrow @ S P, X(R 5) \rightarrow P C$ <br> ; Indirect, indirect R5 + X |


| * CLR[.W] | Clear destination |
| :---: | :---: |
| * CLR.B | Clear destination |
| Syntax | CLR dst <br> CLR.B dst |
| Operation | $0->d s t$ |
| Emulation | MOV \#0,dst |
|  | MOV.B \#0,dst |
| Description | The destination operand is cleared. |
| Status Bits | Status bits are not affected. |
| Example | RAM word TONI is cleared. |
|  | CLR TONI ; O-> TONI |
| Example | Register R 5 is cleared. |
|  | CLR R5 |
| Example | RAM byte TONI is cleared. |
|  | CLR.B TONI ; 0 -> TONI |

* CLRC

Syntax
Operation
Emulation
Description
Status Bits

Mode Bits
Example

Clear carry bit
CLRC
$0 \rightarrow C$
BIC \#1,SR
The carry bit (C) is cleared. The clear carry instruction is a word instruction.
N: Not affected
Z: Not affected
C: Cleared
V: Not affected
OSCOFF, CPUOFF, and GIE are not affected.
The 16 -bit decimal counter pointed to by R13 is added to a 32-bit counter pointed to by R12.

CLRC $\quad ; \mathrm{C}=0$ : defines start
DADD @ R13,0(R12) ; add 16-bit counter to low word of 32-bit counter
DADC 2(R12) ; add carry to high word of 32-bit counter

| * CLRN | Clear negative bit |
| :---: | :---: |
| Syntax | CLRN |
| Operation | $0 \rightarrow \mathrm{~N}$ |
|  | or (.NOT.src .AND. dst -> dst) |
| Emulation | BIC \#4,SR |
| Description | The constant 04 h is inverted ( 0 FFFBh) and is logically ANDed with the destination operand. The result is placed into the destination. The clear negative bit instruction is a word instruction. |
| Status Bits | N: Reset to 0 |
|  | Z: Not affected |
|  | C: Not affected |
|  | V: Not affected |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | The Negative bit in the status register is cleared. This avoids special treatment with negative numbers of the subroutine called. |
|  | CLRN |
|  | CALL SUBR |
|  | ...... |
| SUBR | J N SUBRET ; If input is negative: do nothing and return |
|  | ....... |
|  | .... |
| SUBRET | RET |


| * CLRZ | Clear zero bit |
| :---: | :---: |
| Syntax | CLRZ |
| Operation | $0 \rightarrow$ Z |
|  | or |
|  | (.NOT.src .AND. dst -> dst) |
| Emulation | BIC \#2,SR |
| Description | The constant 02 h is inverted (OFFFDh) and logically ANDed with the destination operand. The result is placed into the destination. The clear zero bit instruction is a word instruction. |
| Status B its | $N$ : Not affected |
|  | Z: Reset to 0 |
|  | C: Not affected |
|  |  |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | The zero bit in the status register is cleared. |
|  | CLRZ |

CMP[.W] CMP.B Compare source and destination
Syntax
Operation

| CMP | src,dst | or | CMP.W |
| :--- | :--- | :--- | :--- |
| CMP.B | src,dst |  |  |

dst + .NOT.sre + 1
or
(dst - src)

Description

Status Bits

Mode Bits

Example

Example

The source operand is subtracted from the destination operand. This is accomplished by adding the 1 s complement of the source operand plus 1 . The two operands are not affected and the result is not stored; only the status bits are affected.

N : Set if result is negative, reset if positive (src >=dst)
Z: Set if result is zero, reset otherwise (src = dst)
C: Set if there is a carry from the MSB of the result, reset otherwise
V: Set if an arithmetic overflow occurs, otherwise reset
OSCOFF, CPUOFF, and GIE are not affected.
R5 and R6 are compared. If they are equal, the program continues at the label EQUAL.

| $C M P$ | $R 5, R 6$ | $; R 5=R 6 ?$ |
| :--- | :--- | :--- |
| $J E Q$ | EQUAL | ;YES, JUMP |

Two RAM blocks are compared. If they are not equal, the program branches to the label ERROR.

|  | MOV | \#NUM,R5 | ; number of words to be compared |
| :--- | :--- | :--- | :--- |
|  | MOV | \#BLOCK1,R6 | ; BLOCK1 start address in R6 |
| L\$1 | MOV | \#BLOCK2,R7 | ; BLOCK2 start address in R 7 |
|  | CMP | @R6+,0(R7) | ; Are Words equal? R6 increments |
|  | JNZ | ERROR | ; No, branch to ERROR |
|  | INCD | R7 | ; Increment R 7 pointer |
|  | DEC | R5 | ; Are all words compared? |
|  | JNZ | L\$1 | ; No, another compare |

The RAM bytes addressed by EDE and TONI are compared. If they are equal, the program continues at the label EQUAL.

| CMP.B EDE,TONI | ; MEM (EDE $)=$ MEM (TONI)? |
| :--- | :--- |
| JEQ EQUAL | ;YES, JUMP |

## * DADC[.W] <br> * DADC.B

Syntax

Operation
dst + C $->$ dst (decimally)
Emulation

Description
Status Bits

Mode Bits
DADD \#0,dst
DADD.B \#0,dst
The carry bit (C) is added decimally to the destination.
$N$ : Set if MSB is 1
Z: Set if dst is 0 , reset otherwise
C: Set if destination increments from 9999 to 0000, reset otherwise Set if destination increments from 99 to 00 , reset otherwise
V: Undefined
OSCOFF, CPUOFF, and GIE are not affected.
The four-digit decimal number contained in R5 is added to an eight-digit decimal number pointed to by R8.


| CLRC |  | ; Reset carry |
| :--- | :--- | :--- |
|  |  | ; next instruction's start condition is defined |
| DADD.B | R5,0(R8) | ; Add LSDs + C |
| DADC | $1($ R 8$)$ | ; Add carry to MSDs |

DADD[.W] ..... DADD.B
Source and carry added decimally to destination Source and carry added decimally to destination
Syntax DADD ..... src,dst

Operation DescriptionMode Bits
Example
DADD.B ..... src,dst
src +dst + C ->dst (decimally)The source operand and the destination operand are treated as four binarycoded decimals (BCD) with positive signs. The source operand and the carrybit (C) are added decimally to the destination operand. The source operandis not affected. The previous contents of the destination are lost. The result isnot defined for non-BCD numbers.
Status Bits N: Set if the MSB is 1 , reset otherwise
Z: Set if result is zero, reset otherwise
C: Set if the result is greater than 9999
Set if the result is greater than 99
V: Undefined
OSCOFF, CPUOFF, and GIE are not affected.
The eight-digit BCD number contained in R5 and R6 is added decimally to aneight-digit BCD number contained in R3 and R4 (R6 and R4 contain theMSDs).

| CLRC | ; clear carry |  |
| :--- | :--- | :--- |
| DADD | R5,R3 | ; add LSDs |
| DADD | R6,R4 | ; add MSDs with carry |
| JC | OVERFLOW ; If carry occurs go to error handling routine |  |

Example
CLRC ; clear carry
DADD.B \#1,CNT ; increment decimal counter
or
SETC
DADD.B \#0,CNT ;

## * DEC[.W] <br> *DEC.B

Syntax

Operation
Emulation
Emulation
Description

Status Bits

Mode Bits
OSCOFF, CPUOFF, and GIE are not affected.

## Example

Decrement destination
Decrement destination
DEC dst or DEC.W dst DEC.B dst
dst-1 -> dst
SUB \#1,dst
SUB.B \#1,dst lost.

N: Set if result is negative, reset if positive
Z: Set if dst contained 1, reset otherwise
C: Reset if dst contained 0 , set otherwise
V: Set if an arithmetic overflow occurs, otherwise reset.
Set if initial value of destination was 08000 h , otherwise reset.
Set if initial value of destination was 080 h , otherwise reset.

R10 is decremented by 1

The destination operand is decremented by one. The original contents are

DEC R10 ; Decrement R10
; Move a block of 255 bytes from memory location starting with EDE to memory location starting with ;TONI. Tables should not overlap: start of destination address TONI must not be within the range EDE ; to EDE +OFEh
;

L\$1

| MOV | \#EDE,R6 |
| :--- | :--- |
| MOV | \#255,R10 |
| MOV.B | @R6+,TONI-EDE-1(R6) |
| DEC | R10 |
| JNZ | L\$1 |

; Do not transfer tables using the routine above with the overlap shown in Figure 3-12.
Figure 3-12. Decrement Overlap


| * DECD[.W] | Double-decrement destination |
| :---: | :---: |
| * DECD.B | Double-decrement destination |
| Syntax | DECD dst or DECD.W dst |
|  | DECD.B dst |
| Operation | dst - 2 -> dst |
| Emulation | SUB \#2,dst |
| Emulation | SUB.B \#2,dst |
| Description | The destination operand is decremented by two. The original contents are lost. |
| Status Bits | $N$ : Set if result is negative, reset if positive |
|  | Z: Set if dst contained 2 , reset otherwise |
|  | C: Reset if dst contained 0 or 1 , set otherwise |
|  | V: Set if an arithmetic overflow occurs, otherwise reset. |
|  | Set if initial value of destination was 08001 or 08000 h , otherwise reset. |
|  |  |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | R10 is decremented by 2 . |DECD R10 ; Decrement R10 by two; Move a block of 255 words from memory location starting with EDE to memory location; starting with TONI; Tables should not overlap: start of destination address TONI must not be within the; range EDE to EDE +0 FEh;

L\$1

| MOV | \#EDE,R6 |
| :--- | :--- |
| MOV | \#510,R10 |

MOV @R6+,TONI-EDE-2(R6)

DECD R10

JNZ L\$1
Example Memory at location LEO is decremented by two.
DECD.B LEO ; Decrement MEM(LEO)
Decrement status byte STATUS by two
DECD.B STATUS

* DINT Disable (general) interrupts
Syntax ..... DINT
Operation $0 \rightarrow$ GIE
or
(OFFF7h.AND. SR $\rightarrow$ SR / .NOT.src.AND. dst $->$ dst)
Emulation BIC ..... \#8,SR
Description

All interrupts are disabled.
Status Bits
Mode Bits
Example

The constant 08h is inverted and logically ANDed with the status register (SR). The result is placed into the $S R$.

Status bits are not affected.
GIE is reset. OSCOFF and CPUOFF are not affected.

The general interrupt enable (GIE) bit in the status register is cleared to allow a nondisrupted move of a 32-bit counter. This ensures that the counter is not modified during the move by any interrupt.

DINT ; All interrupt events using the GIE bit are disabled NOP
MOV COUNTHI,R5 ; Copy counter MOV COUNTLO,R6
EINT ; All interrupt events using the GIE bit are enabled

## Note: Disable Interrupt

If any code sequence needs to be protected from interruption, the DINT should be executed at least one instruction before the beginning of the uninterruptible sequence, or should be followed by a NOP instruction.

| * EINT | E nable (general) interrupts |
| :---: | :---: |
| Syntax | EINT |
| Operation | $\begin{aligned} & 1 \rightarrow \text { GIE } \\ & \text { or } \\ & \text { (0008h .OR. SR }->\text { SR / .src .OR. dst }->\text { dst) } \end{aligned}$ |
| Emulation | BIS \#8,SR |
| Description | All interrupts are enabled. <br> The constant \#08h and the status register SR are logically ORed. The result is placed into the SR. |
| Status Bits | Status bits are not affected. |
| Mode Bits | GIE is set. OSCOFF and CPUOFF are not affected. |
| Example | The general interrupt enable (GIE) bit in the status register is set. |

; Interrupt routine of ports P 1.2 to P 1.7
; P 1 IN is the address of the register where all port bits are read. P 1IFG is the address of ; the register where all interrupt events are latched.
;

|  | PUSH.B | \&P 1IN |  |
| :---: | :---: | :---: | :---: |
|  | BIC.B | @ SP,\&P1IFG | ; Reset only accepted flags |
|  | EINT |  | ; Preset port 1 interrupt flags stored on stack ; other interrupts are allowed |
|  | BIT | \#Mask, @ SP |  |
|  | JEQ | MaskOK | ; Flags are present identically to mask: jump |
| MaskOK | BIC | \#Mask,@SP |  |
|  | ..... |  |  |
|  | INCD | SP | ; Housekeeping: inverse to PUSH instruction ; at the start of interrupt subroutine. Corrects ; the stack pointer. |

RETI

## Note: Enable Interrupt

The instruction following the enable interrupt instruction (EINT) is always executed, even if an interrupt service request is pending when the interrupts are enable.

* INC [.W] Increment destination* INC.B
Increment destination
Syntax INC ..... dst or INC.W ..... dst
INC.B ..... dst
Operation dst + 1 -> dst
Emulation ADD ..... \#1,dst
Description The destination operand is incremented by one. The original contents are lost.
Status Bits
Mode Bits$N$ : Set if result is negative, reset if positiveZ: Set if dst contained OFFFFh, reset otherwiseSet if dst contained OFFh, reset otherwise
C: Set if dst contained OFFFFh, reset otherwise
Set if dst contained OFFh, reset otherwise
V : Set if dst contained 07FFFh, reset otherwiseSet if dst contained 07Fh, reset otherwise
OSCOFF, CPUOFF, and GIE are not affected.
Example

The status byte, STATUS, of a process is incremented. When it is equal to 11 , a branch to OVFL is taken.
INC.B STATUSCMP.B \#11,STATUS

| * INCD[.W] | Double-increment destination |
| :---: | :---: |
| * INCD.B | Double-increment destination |
| Syntax | INCD dst or INCD.W dst INCD.B dst |
| Operation | dst + 2 -> dst |
| Emulation | ADD \#2,dst |
| Emulation | ADD.B \#2,dst |
| Example | The destination operand is incremented by two. The original contents are lost. |
| Status Bits | $N$ : Set if result is negative, reset if positive |
|  | Z: Set if dst contained OFFFEh, reset otherwise |
|  | C: Set if dst contained OFFFEh or OFFFFh, reset otherwise |
|  | V: Set if dst contained 07FFEh or 07FFFh, reset otherwise |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | The item on the top of the stack (TOS) is removed without using a register. |
|  | PUSH R5 |
|  | ; in the system stack |
|  | INCD SP $\quad$; Remove TOS by double-increment from stack |
|  | ; Do not use INCD.B, SP is a word-aligned ; register |
|  | RET |
| Example | The byte on the top of the stack is incremented by two. |
|  | INCD.B O(SP) ; Byte on TOS is increment by two |


| * INV[.W] | Invert destination |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| * INV.B | Invert destination |  |  |  |
| Syntax | $\begin{array}{ll} \text { INV } & \text { dst } \\ \text { INVB } & d s t \end{array}$ |  |  |  |
| Operation | .NOT.dst -> dst |  |  |  |
| Emulation Emulation | XOR \#OFFFFh,dst |  |  |  |
|  | XOR.B | \#OFFh, dst |  |  |
| Description | The destination operand is inverted. The original contents are lost. |  |  |  |
| Status Bits | $N$ : Set if result is negative, reset if positive |  |  |  |
|  | Z: Set if dst contained OFFFFh, reset otherwise |  |  |  |
|  | Se | dst contained 0 | Fh , reset otherwise |  |
|  | C: Set if result is not zero, reset otherwise ( = .NOT. Zero) |  |  |  |
|  | Set if result is not zero, reset otherwise ( = .NOT. Zero) |  |  |  |
|  | V : Set if initial destination operand was negative, otherwise reset |  |  |  |
| Mode Bits | OSCOF | CPUOFF, and | IE are not affected. |  |
| Example | Content of R 5 is negated (twos complement). |  |  |  |
|  | MOV | \#00AEh,R5 |  | R5 $=000 \mathrm{AEh}$ |
|  | INV | R 5 | ; Invert R5, | R5 $=0 \mathrm{FF} 51 \mathrm{~h}$ |
|  | INC | R5 | ; R5 is now negated, | $\mathrm{R} 5=0 \mathrm{FF} 52 \mathrm{~h}$ |
| Example | Content of memory byte LEO is negated. |  |  |  |
|  | MOV.B | \#OAEh,LEO | ; | MEM(LEO) $=0 \mathrm{AEh}$ |
|  | INV.B | LEO | ; Invert LEO, | MEM (LEO) $=051 \mathrm{~h}$ |
|  | INC.B | LEO | ; MEM(LEO) is negat | ,MEM (LEO) $=052 \mathrm{~h}$ |

JC ..... JHS
J ump if carry set
J ump if higher or same
Syntax
JC label
JHS label
OperationIf $C=1$ : $P C+2 \times$ offset $->P C$If $C=0$ : execute following instruction
Description
Status Bits
Status bits are not affected.
Example
The P1IN. 1 signal is used to define or control the program flow.
BIT \#01h,\&P1IN ; State of signal -> Carry
JC PROGA ; If carry=l then execute program routine A ...... ; Carry=0, execute program here
Example
$R 5$ is compared to 15 . If the content is higher or the same, branch to LABEL.

| CMP | \#15,R5 |  |
| :--- | :--- | :--- |
| J HS | LABEL | ; J ump is taken if R $5 \geq 15$ |
| ...... | ; Continue here if $5<15$ |  |

JEQ, JZ J ump if equal, jump if zero
Syntax ..... JEQ label, JZ
label
Operation If $Z=1$ : $P C+2 \times$ offset $->P C$
If $Z=0$ : execute following instruction
Description
Status BitsThe status register zero bit ( $Z$ ) is tested. If it is set, the 10-bit signed offsetcontained in the instruction LSBs is added to the program counter. If $Z$ is notset, the instruction following the jump is executed.
Example J ump to address TONI if R 7 contains zero.
TST ..... R7
; Test R7
JZ TONI ; if zero: JUMP
ExampleJump to address LEO if R6 is equal to the table contents.
CMP R6,Table(R5) ; Compare content of R6 with content of
; MEM (table address + content of R5)
JEQ LEO ;Jump if both data are equal ; No, data are not equal, continue here
Example
Branch to LABEL if $R 5$ is 0 .
TST ..... R5
JZ ..... LABEL

## J GE

J ump if greater or equal

## Syntax

Operation

## Description

## Status Bits

## Example

JGE label jump is executed.

Status bits are not affected.

If $(\mathrm{N} . \mathrm{XOR}, \mathrm{V})=0$ then jump to label: $\mathrm{PC}+2 \times$ offset $->\mathrm{PC}$ If $(\mathrm{N} . \mathrm{XOR}, \mathrm{V})=1$ then execute the following instruction

The status register negative bit ( N ) and overflow bit ( V ) are tested. If both $N$ and $V$ are set or reset, the 10 -bit signed offset contained in the instruction LSBs is added to the program counter. If only one is set, the instruction following the

This allows comparison of signed integers.

When the content of R6 is greater or equal to the memory pointed to by R 7, the program continues at label EDE.

CMP @ $\quad$ 7,R6 ; R6 $\geq$ (R7)?, compare on signed numbers
JGE EDE ; Yes, R6 $\geq$ (R7)
; No, proceed

## JL Jump if less

## Syntax

JL label

Operation

Description

Status Bits
Example

If $(\mathrm{N} . \mathrm{XOR}, \mathrm{V})=1$ then jump to label: $\mathrm{PC}+2 \times$ offset $->P C$ If $(\mathrm{N} . \mathrm{XOR} . \mathrm{V})=0$ then execute following instruction

The status register negative bit ( N ) and overflow bit ( V ) are tested. If only one is set, the 10-bit signed offset contained in the instruction LSBs is added to the program counter. If both N and V are set or reset, the instruction following the jump is executed.

This allows comparison of signed integers.
Status bits are not affected.
When the content of R 6 is less than the memory pointed to by R 7 , the program continues at label EDE.

| CMP | @R7,R6 | ; R6 $<(R 7)$ ?, compare on signed numbers |
| :--- | :--- | :--- |
| JL | EDE | ; Yes, R6 < (R 7) |
| $\ldots . .$. |  | ; No, proceed |
| $\ldots . .$. |  |  |
| $\ldots . .$. |  |  |

JL EDE ; Yes,R6<(R7)
; No, proceed
J MP J ump unconditionally
Syntax JMP label
Operation
PC $+2 \times$ offset $->P C$
Description
The 10 -bit signed offset contained in the instruction LSBs is added to theprogram counter.
Status Bits Status bits are not affected.
Hint: This one-word instruction replaces the BRANCH instruction in the range of-511 to +512 words relative to the current program counter.





| * NOP | No operation |
| :--- | :--- |
| Syntax | NOP |
| Operation | None |
| Emulation | MOV \#0, R3 |
| Description | No operation is performed. The instruction may be used for the elimination of <br> instructions during the software check or for defined waiting times. |
| Status Bits | Status bits are not affected. |
|  | The NOP instruction is mainly used for two purposes: <br>  <br>  <br>  <br>  <br>  <br> To fill one, two, or three memory words |
|  | To adjust software timing |

## Note: Emulating No-Operation Instruction

Other instructions can emulate the NOP function while providing different numbers of instruction cycles and code words. Some examples are:

Examples:

| MOV | \#0,R3 | $; 1$ cycle, 1 word |
| :--- | :--- | :--- |
| MOV | $0($ R 4),0(R4) | $; 6$ cycles, 3 words |
| MOV | @R4,0(R4) | $; 5$ cycles, 2 words |
| BIC | $\# 0$, EDE(R4) | $; 4$ cycles, 2 words |
| JMP | $\$+2$ | $; 2$ cycles, 1 word |
| BIC | $\# 0$, R5 | $; 1$ cycle, 1 word |

However, care should be taken when using these examples to prevent unintended results. For example, if MOV 0 (R4), 0 (R 4) is used and the value in R4 is 120 h , then a security violation will occur with the watchdog timer (address 120 h ) because the security key was not used.

## * POP[.W] <br> * POP.B

Syntax

Operation

Emulation
Emulation
Description

Status Bits
Example

Example

Example

Example

Pop word from stack to destination
Pop byte from stack to destination
POP dst
POP.B dst
@SP ->temp
SP + 2 ->SP
temp -> dst
MOV @SP+,dst or MOV.W @SP+,dst
MOV.B @SP+,dst
The stack location pointed to by the stack pointer (TOS) is moved to the destination. The stack pointer is incremented by two afterwards.

Status bits are not affected.
The contents of R 7 and the status register are restored from the stack.

| POP | R7 | ; Restore R7 |
| :--- | :--- | :--- |
| POP | SR | ; Restore status register |

The contents of RAM byte LEO is restored from the stack.
POP.B LEO ; The low byte of the stack is moved to LEO.
The contents of R7 is restored from the stack.
POP.B R7 ; The low byte of the stack is moved to R7, ; the high byte of R7 is 00 h

The contents of the memory pointed to by R7 and the status register are restored from the stack.


## Note: The System Stack Pointer

The system stack pointer (SP) is always incremented by two, independent of the byte suffix.

## PUSH[.W] PUSH.B

 Syntax
## Operation

Description

Status Bits
Mode Bits
Example

Example

Push word onto stack
Push byte onto stack
PUSH src or PUSH.W src

PUSH.B src
$S P-2 \rightarrow S P$
src $\rightarrow$ @SP
The stack pointer is decremented by two, then the source operand is moved to the RAM word addressed by the stack pointer (TOS).

Status bits are not affected.
OSCOFF, CPUOFF, and GIE are not affected.
The contents of the status register and R8 are saved on the stack.

| PUSH | SR | ; save status register |
| :--- | :--- | :--- |
| PUSH | R8 | ; save R8 |

The contents of the peripheral TCDAT is saved on the stack.
PUSH.B \&TCDAT ; save data from 8-bit peripheral module, ; address TCDAT, onto stack

## Note: The System Stack Pointer

The system stack pointer (SP) is always decremented by two, independent of the byte suffix.
*RET Return from subroutine
Syntax ..... RET
Operation ..... @ SP $\rightarrow$ PC
$S P+2 \rightarrow S P$
Emulation MOV @SP+,PC
Description The return address pushed onto the stack by a CALL instruction is moved tothe program counter. The program continues at the code address following thesubroutine call.
Status Bits Status bits are not affected.

| RETI | Return from interrupt |
| :---: | :---: |
| Syntax | RETI |
| Operation | TOS $\quad \rightarrow$ SR |
|  | $S P+2 \rightarrow S P$ |
|  | TOS $\quad \rightarrow \mathrm{PC}$ |
|  | $\mathrm{SP}+2 \rightarrow \mathrm{SP}$ |
| Description | The status register is restored to the value at the beginning of the interrupt service routine by replacing the present SR contents with the TOS contents. The stack pointer (SP) is incremented by two. |
|  | The program counter is restored to the value at the beginning of interrupt service. This is the consecutive step after the interrupted program flow. Restoration is performed by replacing the present PC contents with the TOS memory contents. The stack pointer (SP) is incremented. |
| Status Bits | $N$ : restored from system stack |
|  | Z: restored from system stack |
|  | C: restored from system stack |
|  | V : restored from system stack |
| Mode Bits | OSCOFF, CPUOFF, and GIE are restored from system stack. |
| Example | Figure 3-13 illustrates the main program interrupt. |

Figure 3-13. Main P rogram Interrupt


| * RLA[.W] | R otate left arithmetically |
| :---: | :---: |
| *RLA.B | R otate left arithmetically |
| Syntax | RLA dst or RLA.W dst |
|  | RLA.B dst |
| Operation | C <- MSB <- MSB-1... LSB+1<-LSB <- 0 |
| Emulation | ADD dst,dst |
|  | ADD.B dst,dst |
| Description | The destination operand is shifted left one position as shown in Figure 3-14. |
|  | The MSB is shifted into the carry bit ( $C$ ) and the LSB is filled with 0 . The RLA instruction acts as a signed multiplication by 2. |
|  | An overflow occurs if dst $\geq 04000 \mathrm{~h}$ and dst $<0 C 000 \mathrm{~h}$ before operation is performed: the result has changed sign. |

Figure 3-14. Destination Operand-Arithmetic Shift Left


An overflow occurs if dst $\geq 040 \mathrm{~h}$ and dst $<0 \mathrm{COh}$ before the operation is performed: the result has changed sign.

## Status Bits

Mode Bits
Example
R 7 is multiplied by 2 .
RLA R7 ; Shift left R7 (×2)
The low byte of $R 7$ is multiplied by 4 .
RLA.B R7 $\quad$; Shift left low byte of R7 $(\times 2)$
RLA.B R7 7 ; Shift left low byte of R7 $(\times 4)$

## Note: RLA Substitution

The assembler does not recognize the instruction:
RLA @R5+, RLA.B @R5+, or RLA(.B) @R5

It must be substituted by:
ADD @R5+,-2(R5) ADD.B @R5+,-1(R5) or ADD(.B) @R5

```
*RLC[.W] Rotate left through carry
*RLC.B Rotate left through carry
Syntax RLC dst or RLC.W dst
RLC.B dst
Operation C <- MSB <- MSB-1 .... LSB+1 <- LSB <- C
Emulation ADDC dst,dst
Description The destination operand is shifted left one position as shown in Figure 3-15.
The carry bit (C) is shifted into the LSB and the MSB is shifted into the carry
bit (C).
```

Figure 3-15. Destination Operand-C arry Left Shift


| Status Bits | $N$ : Set if result is negative, reset if positive <br> Z: Set if result is zero, reset otherwise <br> C: Loaded from the MSB <br> V: Set if an arithmetic overflow occurs the initial value is $04000 \mathrm{~h} \leq \mathrm{dst}<0 \mathrm{C} 000 \mathrm{~h}$; reset otherwise Set if an arithmetic overflow occurs: the initial value is $040 \mathrm{~h} \leq \mathrm{dst}<0 \mathrm{C} 0 \mathrm{~h}$; reset otherwise |
| :---: | :---: |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | R5 is shifted left one position. |
|  | RLC R5 ; $\mathrm{R} 5 \times 2)+\mathrm{C} \rightarrow \mathrm{R} 5$ |
| Example | The input P1IN. 1 information is shifted into the LSB of R 5 . |
|  | BIT.B \#2,\&PIIN ; Information -> Carry |
|  | RLC R5 ; Carry=P 0 in. $1 \rightarrow$ LSB of R 5 |
| Example | The MEM(LEO) content is shifted left one position. |

RLC.B LEO ; Mem(LEO) x $2+C->$ Mem(LEO)

## Note: RLC and RLC.B Substitution

The assembler does not recognize the instruction:
RLC @R5+, RLC.B @R5+, or RLC(.B) @R5

It must be substituted by:
ADDC @R5+,-2(R5) ADDC.B @R5+,-1(R5) or ADDC(.B) @R5

| RRA[.W] | Rotate right arithmetically |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RRA.B | Rotate right arithmetically |  |  |  |  |  |
| Syntax | RRA | dst | or | RRA.W | dst |  |
|  | RRA.B | dst |  |  |  |  |
| Operation | MSB $->$ MSB, MSB $->$ MSB $-1, \ldots$ LSB $+1->L S B$, LSB $->C$ |  |  |  |  |  |
| Description | The destination operand is shifted right one position as shown in Figure 3-16. |  |  |  |  |  |
|  | $L S B+1$ is shifted into the LSB. |  |  |  |  |  |
|  |  |  |  |  |  |  |

Figure 3-16. Destination Operand-Arithmetic Right S hift


Status Bits

Mode Bits
Example

N : Set if result is negative, reset if positive
Z: Set if result is zero, reset otherwise
C: Loaded from the LSB
V: Reset
OSCOFF, CPUOFF, and GIE are not affected.
R5 is shifted right one position. The MSB retains the old value. It operates equal to an arithmetic division by 2.

RRA R5 ;R5/2 ->R5
The value in R 5 is multiplied by $0.75(0.5+0.25)$.

| PUSH | R5 | ; Hold R5 temporarily using stack |
| :--- | :--- | :--- |
| RRA | R5 | ; R5 $\times 0.5 \rightarrow$ R5 |
| ADD | $@ S P+$ R5 | ;R5 $\times 0.5+$ R5 $=1.5 \times$ R5 $\rightarrow$ R5 |
| RRA | R5 | $;(1.5 \times R 5) \times 0.5=0.75 \times$ R5 $\rightarrow$ R5 |

The low byte of R5 is shifted right one position. The MSB retains the old value. It operates equal to an arithmetic division by 2 .

| RRA.B | R5 | ; R5/2 ->R5: operation is on low byte only ; High byte of R5 is reset |
| :---: | :---: | :---: |
| PUSH.B | R5 | ; R $5 \times 0.5$-> TOS |
| RRA.B | @ SP | ; TOS $\times 0.5=0.5 \times \mathrm{R} 5 \times 0.5=0.25 \times \mathrm{R} 5->$ TOS |
| ADD.B | @ SP +,R5 | ; $\mathrm{R} 5 \times 0.5+\mathrm{R} 5 \times 0.25=0.75 \times \mathrm{R} 5 \rightarrow \mathrm{R} 5$ |


| RRC[.W] | Rotate right through carry |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RRC.B | Rotate right through carry |  |  |  |  |
| Syntax | RRC | dst | or | RRC.W | dst |
|  | RRC | dst |  |  |  |
| Operation | C $\rightarrow$ MSB $\rightarrow$ MSB-1 ... LSB L $1 \rightarrow$ LSB $->$ C |  |  |  |  |
| Description | The destination operand is shifted right one position as shown in Figure 3-17. |  |  |  |  |
|  |  |  |  |  |  |

Figure 3-17. Destination Operand-Carry Right Shift

Status Bits $N$ : Set if result is negative, reset if positive
Z: Set if result is zero, reset otherwise
C: Loaded from the LSB
V: Reset
Mode Bits OSCOFF, CPUOFF, and GIE are not affected.
Example R5 is shifted right one position. The MSB is loaded with 1.
SETC ; Prepare carry for MSB

$$
R R C \quad \text { R5 } \quad ; R 5 / 2+8000 h \rightarrow R 5
$$

ExampleR5 is shifted right one position. The MSB is loaded with 1.
SETC ; Prepare carry for MSB
RRC.B R5 ; R5/2 + 80h $\rightarrow$ R5; low byte of R 5 is used

* SBC[.W] *SBC.B Syntax


## Operation

Emulation

## Description

Status Bits

Mode Bits

## Example

## Example

Subtract source and borrow/.NOT. carry from destination Subtract source and borrow/.NOT. carry from destination
SBC dst

or

SBC.W

dst
dst + OFFFFh +C ->dst
dst $+0 \mathrm{FFh}+\mathrm{C} \rightarrow \mathrm{dst}$
SUBC \#0,dst
SUBC.B \#0,dst
The carry bit ( C ) is added to the destination operand minus one. The previous contents of the destination are lost.
$N$ : Set if result is negative, reset if positive
Z: Set if result is zero, reset otherwise
C: Set if there is a carry from the MSB of the result, reset otherwise.
Set to 1 if no borrow, reset if borrow.
V: Set if an arithmetic overflow occurs, reset otherwise.
OSCOFF, CPUOFF, and GIE are not affected.
The 16 -bit counter pointed to by R13 is subtracted from a 32 -bit counter pointed to by R 12 .

| SUB | @R13,0(R12) | ; Subtract LSDs |
| :--- | :--- | :--- |
| SBC | 2(R12) | ; Subtract carry from MSD |

The 8-bit counter pointed to by R13 is subtracted from a 16 -bit counter pointed to by R 12 .
SUB.B @ R13,0(R12) ; Subtract LSDs
SBC.B 1(R12) ; Subtract carry from MSD
Note: Borrow Implementation.
The borrow is treated as a .NOT. carry : Borrow Carry bit Yes 0 No
1


| *SETN | Set negative bit |
| :--- | :--- |
| Syntax | SETN |
| Operation | $1->N$ |
| Emulation | BIS \#4,SR |
| Description | The negative bit (N) is set. |
| Status Bits | N: Set |
|  | Z: Not affected |
|  | C: Not affected |
|  | V: Not affected |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |

*SETZ Set zero bit
Syntax ..... SETZ
Operation ..... $1->$ Z
Emulation ..... BIS ..... \#2,SR
Description The zero bit $(Z)$ is set.
Status Bits N : Not affectedZ: SetC: Not affectedV: Not affected
Mode Bits OSCOFF, CPUOFF, and GIE are not affected.


## SUBC[.W]SBB[.W] SUBC.B,SBB.B

 SyntaxOperation

Description

Status Bits

Mode Bits
Example

Example

Subtract source and borrow/.NOT. carry from destination
Subtract source and borrow/.NOT. carry from destination

| SUBC | src,dst | or | SUBC.W | src,dst | or |
| :--- | :--- | :--- | :--- | :--- | :--- |
| SBB | src,dst | or | SBB.W | src,dst |  |
| SUBC.B | src,dst | or | SBB.B | src,dst |  |

dst + .NOT.src +C ->dst
or
(dst - src - $1+\mathrm{C}$->dst)
The source operand is subtracted from the destination operand by adding the source operand's is complement and the carry bit (C). The source operand is not affected. The previous contents of the destination are lost.

N : Set if result is negative, reset if positive.
Z: Set if result is zero, reset otherwise.
C: Set if there is a carry from the MSB of the result, reset otherwise. Set to 1 if no borrow, reset if borrow.
V: Set if an arithmetic overflow occurs, reset otherwise.
OSCOFF, CPUOFF, and GIE are not affected.
Two floating point mantissas ( 24 bits) are subtracted.
LSBs are in R13 and R10, MSBs are in R12 and R9.
SUB.W R13,R10 ; 16-bit part, LSBs
SUBC.B R12,R9 ; 8-bit part, MSBs
The 16-bit counter pointed to by R13 is subtracted from a 16-bit counter in R10 and R11(MSD).

| SUB.B | @ R13+,R10 | ; Subtract LS Ds without carry |
| :--- | :--- | :--- |
| SUBC.B | @R13,R11 | ; Subtract MSDs with carry |
| ... |  | ; resulting from the LSDs |

## Note: Borrow Implementation

| The borrow is treated as a .NOT. carry: | Borrow | Carry bit |
| :---: | :---: | :---: |
| Yes | 0 |  |
|  | No | 1 |

## SWPB

## Syntax

Operation
Description

Swap bytes
SWPB dst
Bits 15 to $8<->$ bits 7 to 0
The destination operand high and low bytes are exchanged as shown in Figure 3-18.

Status bits are not affected.
OSCOFF, CPUOFF, and GIE are not affected.

Figure 3-18. Destination Operand Byte Swap


## Example

| MOV | \#040BFh,R7 | $; 0100000010111111 ~->R 7$ |
| :--- | :--- | :--- |
| SWPB | R7 | $; 1011111101000000$ in R 7 |

Example
The value in R5 is multiplied by 256 . The result is stored in R5,R4.

| SWPB | R5 | ; |
| :--- | :--- | :--- |
| MOV | R5,R4 | ;Copy the swapped value to R4 |
| BIC | \#OFF00h,R5 | ;Correct the result |
| BIC | \#00FFh,R4 | ;Correct the result |

## SXT <br> Extend Sign

Syntax SXT dst
Operation
Bit 7 -> Bit 8 Bit 15

Description
The sign of the low byte is extended into the high byte as shown in Figure 3-19.
Status Bits
$N$ : Set if result is negative, reset if positive
Z: Set if result is zero, reset otherwise
C: Set if result is not zero, reset otherwise (.NOT. Zero)
V: Reset
Mode Bits
OSCOFF, CPUOFF, and GIE are not affected.
Figure 3-19. Destination Operand Sign Extension


## Example

R 7 is loaded with the P1IN value. The operation of the sign-extend instruction expands bit 8 to bit 15 with the value of bit 7 .
$R 7$ is then added to $R 6$.

| MOV.B | \&P 1 IN,R7 | $;$ P 1 IN $=080 \mathrm{h:}$ | $\ldots . . .10000000$ |
| :--- | :--- | :--- | :--- |
| SXT | R7 | $;$ R $7=0$ FFF80h: | 1111111110000000 |


| * TST[.W] | Test destination |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| *TST.B | Test destination |  |  |  |
| Syntax | $\begin{aligned} & \text { TST } \\ & \text { TST.B } \end{aligned}$ | dst or TST.W dst dst |  |  |
| Operation | $\begin{aligned} & d s t+0 F F F F h+1 \\ & d s t+0 F F h+1 \end{aligned}$ |  |  |  |
| Emulation | CMP \#0,dst |  |  |  |
|  | CMP.B \#0,dst |  |  |  |
| Description | The destination operand is compared with zero. The status bits are set according to the result. The destination is not affected. |  |  |  |
| Status Bits | $N$ : Set if destination is negative, reset if positive <br> Z: Set if destination contains zero, reset otherwise <br> C: Set <br> V: Reset |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |  |  |  |
| Example | $R 7$ is tested. If it is negative, continue at R7NEG; if it is positive but not zero, continue at R 7POS. |  |  |  |
|  |  | TST | R7 | ; Test R7 |
|  |  | JN | R7NEG | ; $R 7$ is negative |
|  |  | JZ | RTZERO | ; R 7 is zero |
|  | R7POS | ...... |  | ; R7 is positive but not zero |
|  | R7NEG | ... |  | ; R 7 is negative |
|  | R7ZERO | ... |  | ; R 7 is zero |
| Example | The low byte of R7 is tested. If it is negative, continue at R 7NE G; if it is positive but not zero, continue at R7POS. |  |  |  |
|  |  | TST.B | R7 | ; Test low byte of R 7 |
|  |  | JN | R7NEG | ; Low byte of R 7 is negative |
|  |  | J Z | RTZERO | ; Low byte of R7 is zero |
|  | R7POS | ... |  | ; Low byte of R 7 is positive but not zero |
|  | R7NEG | ..... |  | ; Low byte of R 7 is negative |
|  | RTZERO | ...... |  | ; Low byte of R7 is zero |

XOR[.W]
XOR.BExclusive OR of source with destinationExclusive OR of source with destination
Syntax
OperationExclusive OR of source with destination
XOR src,dst or XOR.W src,dst
XOR.B src,dstsrc .XOR.dst ->dst
DescriptionThe source and destination operands are exclusive ORed. The result is placedinto the destination. The source operand is not affected.
Status Bits $N$ : Set if result MSB is set, reset if not set
Z: Set if result is zero, reset otherwise
C: Set if result is not zero, reset otherwise ( = .NOT. Zero)
V: Set if both operands are negative
Mode Bits OSCOFF, CPUOFF, and GIE are not affected.
ExampleThe bits set in R6 toggle the bits in the RAM word TONI.
XOR R6,TONI ; Toggle bits of word TONI on the bits set in R6
Example
The bits set in R6 toggle the bits in the RAM byte TONI.
XOR.B R6,TONI ; Toggle bits of byte TONI on the bits set in ; low byte of R6
Reset to 0 those bits in low byte of R 7 that are different from bits in RAM byteEDE.
XOR.B EDE,R7 ; Set different bit to "1s"
INV.B R7 ; Invert Lowbyte, Highbyte is Oh

### 3.4.4 Instruction Cycles and Lengths

The number of CPU clock cycles required for an instruction depends on the instruction format and the addressing modes used - not the instruction itself. The number of clock cycles refers to the MCLK.

## Interrupt and Reset Cycles

Table 3-14 lists the CPU cycles for interrupt overhead and reset.
Table 3-14.Interrupt and Reset Cycles

| Action | No. of <br> Cycles | Length of <br> Instruction |
| :--- | :---: | :---: |
| Return from interrupt (RETI) | 5 | 1 |
| Interrupt accepted | 6 | - |
| WDT reset | 4 | - |
| Reset (RST/NMI) | 4 | - |

## Format-II (Single Operand) Instruction Cycles and Lengths

Table 3-15 lists the length and CPU cycles for all addressing modes of format-II instructions.

Table 3-15.Format-II Instruction Cycles and Lengths

| Addressing Mode | No. of Cycles |  |  | Length of Instruction | Example |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { RRA, RRC } \\ & \text { SWPB, SXT } \end{aligned}$ | PUSH | CALL |  |  |
| Rn | 1 | 3 | 4 | 1 | SWPB R5 |
| @ R $n$ | 3 | 4 | 4 | 1 | RRC @R9 |
| @ R + + | 3 | 5 | 5 | 1 | SWPB @R10+ |
| \#N | (See note) | 4 | 5 | 2 | CALL \#0FOOh |
| $X(R n)$ | 4 | 5 | 5 | 2 | CALL 2(R7) |
| EDE | 4 | 5 | 5 | 2 | PUSH EDE |
| \&EDE | 4 | 5 | 5 | 2 | SXT \&EDE |

Note: Instruction Format II Immediate Mode
Do not use instructions RRA, RRC, SWPB, and SXT with the immediate mode in the destination field. Use of these in the immediate mode results in an unpredictable program operation.

## Format-III (J ump) Instruction Cycles and Lengths

All jump instructions require one code word, and take two CPU cycles to execute, regardless of whether the jump is taken or not.

## Format-I (Double Operand) Instruction Cycles and Lengths

Table 3-16 lists the length and CPU cycles for all addressing modes of format-I instructions.

Table 3-16. Format I Instruction Cycles and Lengths

| Addressing Mode | ng Mode Dst | No. of Cycles | Length of Instruction | Example |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Rn | Rm | 1 | 1 | MOV | R5, R8 |
|  | PC | 2 | 1 | BR | R9 |
|  | x(Rm) | 4 | 2 | ADD | R5, 4 (R6) |
|  | EDE | 4 | 2 | XOR | R8, EDE |
|  | \&EDE | 4 | 2 | MOV | R5, \&EDE |
| @ R n | Rm | 2 | 1 | AND | @R4, R5 |
|  | PC | 2 | 1 | BR | @R 8 |
|  | x(Rm) | 5 | 2 | XOR | @R5, 8(R6) |
|  | EDE | 5 | 2 | MOV | @R5, EDE |
|  | \&EDE | 5 | 2 | XOR | @R5, \&EDE |
| @ Rn+ | Rm | 2 | 1 | ADD | @R5 +, R6 |
|  | PC | 3 | 1 | BR | @R $9+$ |
|  | x(Rm) | 5 | 2 | XOR | @R5, 8(R6) |
|  | EDE | 5 | 2 | MOV | @R9 +, EDE |
|  | \&EDE | 5 | 2 | MOV | $@ R 9+, \& E D E$ |
| \#N | Rm | 2 | 2 | MOV | \#20,R9 |
|  | PC | 3 | 2 | BR | \#2AEh |
|  | x(Rm) | 5 | 3 | MOV | \#0300h, O(SP) |
|  | EDE | 5 | 3 | ADD | \#33, EDE |
|  | \&EDE | 5 | 3 | ADD | \#33, \&EDE |
| $x(\mathrm{Rn})$ | Rm | 3 | 2 | MOV | 2(R5), R7 |
|  | PC | 3 | 2 | BR | 2(R6) |
|  | TONI | 6 | 3 | MOV | 4(R7), TONI |
|  | x(Rm) | 6 | 3 | ADD | 4(R4), 6(R9) |
|  | \&TONI | 6 | 3 | MOV | 2(R4), \&TONI |
| EDE | Rm | 3 | 2 | AND | EDE, R6 |
|  | PC | 3 | 2 | BR | EDE |
|  | TONI | 6 | 3 | CMP | EDE, TONI |
|  | x (Rm) | 6 | 3 | MOV | EDE, O(SP) |
|  | \&TONI | 6 | 3 | MOV | EDE, \&TONI |
| \&EDE | Rm | 3 | 2 | MOV | \&EDE, R \% |
|  | PC | 3 | 2 | BRA | \&EDE |
|  | TONI | 6 | 3 | MOV | \&EDE,TONI |
|  | x(Rm) | 6 | 3 | MOV | \&EDE, O(SP) |
|  | \&TONI | 6 | 3 | MOV | \&EDE, \&TONI |

### 3.4.5 Instruction Set Description

The instruction map is shown in Figure 3-20 and the complete instruction set is summarized in Table 3-17.

Figure 3-20. Core Instruction Map

|  | 000 | 040 | 080 | 0 CO | 100 | 140 | 180 | 1C0 | 200 | 240 | 280 | 2C0 | 300 | 340 | 380 | 3 CO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0xxx |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $4 x x x$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8xxx |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Cxxx |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1xxx | RRC | RRC.B | SWPB |  | RRA | RRA.B | SXT |  | PUSH | PUSH.B | CALL |  | RETI |  |  |  |
| 14xx |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 18xx |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1Cxx |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 20xx |  |  |  |  |  |  |  | E/J |  |  |  |  |  |  |  |  |
| 24xx |  |  |  |  |  |  |  | EQ/J Z |  |  |  |  |  |  |  |  |
| 28xx |  |  |  |  |  |  |  | NC |  |  |  |  |  |  |  |  |
| 2Cxx |  |  |  |  |  |  |  | C |  |  |  |  |  |  |  |  |
| 30xx |  |  |  |  |  |  |  | N |  |  |  |  |  |  |  |  |
| 34xx |  |  |  |  |  |  |  | GE |  |  |  |  |  |  |  |  |
| 38xx |  |  |  |  |  |  |  | L |  |  |  |  |  |  |  |  |
| $3 C x x$ |  |  |  |  |  |  |  | MP |  |  |  |  |  |  |  |  |
| 4 xxx |  |  |  |  |  |  |  | OV, M | OV.B |  |  |  |  |  |  |  |
| 5 xxx |  |  |  |  |  |  |  | DD, A | D.B |  |  |  |  |  |  |  |
| $6 x x x$ |  |  |  |  |  |  |  | DDC, | ADDC |  |  |  |  |  |  |  |
| $7 x x x$ |  |  |  |  |  |  |  | UBC, | SUBC |  |  |  |  |  |  |  |
| 8 xxx |  |  |  |  |  |  |  | UB, S | B.B |  |  |  |  |  |  |  |
| 9xxx |  |  |  |  |  |  |  | MP, C | P.B |  |  |  |  |  |  |  |
| Axxx |  |  |  |  |  |  |  | ADD, | DADD |  |  |  |  |  |  |  |
| Bxxx |  |  |  |  |  |  |  | IT, BIT |  |  |  |  |  |  |  |  |
| Cxxx |  |  |  |  |  |  |  | IC, BI |  |  |  |  |  |  |  |  |
| Dxxx |  |  |  |  |  |  |  | IS, BI |  |  |  |  |  |  |  |  |
| Exxx |  |  |  |  |  |  |  | OR, X | R.B |  |  |  |  |  |  |  |
| Fxxx |  |  |  |  |  |  |  | ND, A | N.B |  |  |  |  |  |  |  |

Table 3-17.MSP 430 Instruction Set

| Mnemonic |  | Description |  | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC( . B ) ${ }^{\text {+ }}$ | dst | Add C to destination | dst + C $\rightarrow$ dst | * | * | * | * |
| ADD ( B) | src, dst | Add source to destination | src $+\mathrm{dst} \rightarrow \mathrm{dst}$ | * | * | * | * |
| ADDC( $\cdot \mathrm{B})$ | src, dst | Add source and C to destination | src $+\mathrm{dst}+\mathrm{C} \rightarrow \mathrm{dst}$ | * | * | * | * |
| AND ( B) | src, dst | AND source and destination | src .and. dst $\rightarrow$ dst | 0 | * | * | * |
| $B \mid C(. B)$ | src, dst | Clear bits in destination | .not.src .and. dst $\rightarrow$ dst | - | - | - | - |
| B 15 (. B) | src, dst | Set bits in destination | src .or. dst $\rightarrow$ dst | - | - | - | - |
| BIT (. B) | src, dst | Test bits in destination | src .and. dst | 0 | * | * | * |
| BR ${ }^{+}$ | dst | Branch to destination | dst $\rightarrow$ PC | - | - | - | - |
| CALL | dst | Call destination | $\mathrm{PC}+2 \rightarrow$ stack, dst $\rightarrow \mathrm{PC}$ | - | - | - | - |
| CLR (. B $)^{\dagger}$ | dst | Clear destination | $0 \rightarrow$ dst | - | - | - | - |
| CLRC ${ }^{+}$ |  | Clear C | $0 \rightarrow \mathrm{C}$ | - | - | - | 0 |
| CLRN ${ }^{+}$ |  | Clear N | $0 \rightarrow \mathrm{~N}$ | - | 0 | - | - |
| CLRZ ${ }^{+}$ |  | Clear Z | $0 \rightarrow \mathrm{Z}$ | - | - | 0 | - |
| CMP ( B ) | src, dst | Compare source and destination | dst - src | * | * | * | * |
| DADC(. B$)^{\dagger}$ | dst | Add C decimally to destination | dst $+\mathrm{C} \rightarrow$ dst (decimally) | * | * | * | * |
| DADD ( B) | src, dst | Add source and C decimally to dst. | src + dst $+\mathrm{C} \rightarrow$ dst (decimally) | * | * | * | * |
| DEC( $\cdot \mathrm{B})^{\dagger}$ | dst | Decrement destination | dst - $1 \rightarrow$ dst | * | * | * | * |
| DECD (.B) ${ }^{\dagger}$ | dst | Double-decrement destination | dst - $2 \rightarrow$ dst | * | * | * | * |
| DINT ${ }^{+}$ |  | Disable interrupts | $0 \rightarrow$ GIE | - | - | - | - |
| EINT ${ }^{+}$ |  | Enable interrupts | $1 \rightarrow$ GIE | - | - | - | - |
| INC( , B ) ${ }^{\dagger}$ | dst | Increment destination | dst $+1 \rightarrow$ dst | * | * | * | * |
| I NCD( B$)^{\dagger}$ | dst | Double-increment destination | dst+2 $\rightarrow$ dst | * | * | * | * |
| INV(.B) ${ }^{\text {+ }}$ | dst | Invert destination | .not.dst $\rightarrow$ dst | * | * | * | * |
| JC/JHS | Iabel | J ump if $C$ set/J ump if higher or same |  | - | - | - | - |
| JEQ/J Z | I abel | $J$ ump if equal/J ump if $Z$ set |  | - | - | - | - |
| J GE | label | $J$ ump if greater or equal |  | - | - | - | - |
| JL | I abel | J ump if less |  | - | - | - | - |
| JMP | I abel | Jump | $\mathrm{PC}+2 \times$ offset $\rightarrow \mathrm{PC}$ | - | - | - | - |
| J N | label | J ump if N set |  | - | - | - | - |
| JNC/JLO | I abel | $J$ ump if $C$ not set/J ump if lower |  | - | - | - | - |
| JNE/JNZ | I abel | J ump if not equal/J ump if $Z$ not set |  | - | - | - | - |
| MOV ( B ) | src,dst | Move source to destination | src $\rightarrow$ dst | - | - | - | - |
| NOP ${ }^{+}$ |  | No operation |  | - | - | - | - |
| POP( B B ${ }^{\text {¢ }}$ | dst | Pop item from stack to destination | @ SP $\rightarrow$ dst, SP $+2 \rightarrow$ SP | - | - | - | - |
| PUSH(.B) | src | Push source onto stack | SP - $2 \rightarrow$ SP, Src $\rightarrow$ @ SP | - | - | - | - |
| RET ${ }^{\text {+ }}$ |  | Return from subroutine | $@ S P \rightarrow P C, S P+2 \rightarrow S P$ | - | - | - | - |
| RETI |  | Return from interrupt |  | * | * | * | * |
| RLA ( , B $)^{\dagger}$ | dst | Rotate left arithmetically |  | * | * | * | * |
| RLC( $\cdot B)^{\dagger}$ | dst | Rotate left through C |  | * | * | * | * |
| RRA( $\mathrm{B}_{\text {) }}$ | dst | Rotate right arithmetically |  | 0 | * | * | * |
| RRCC( $\cdot \mathrm{B}$ ) | dst | R otate right through C |  | * | * | * | * |
| SBC( , B $)^{\dagger}$ | dst | Subtract not(C) from destination | $\mathrm{dst}+0 \mathrm{FFFFh}+\mathrm{C} \rightarrow \mathrm{dst}$ | * | * | * | * |
| SETC ${ }^{+}$ |  | Set C | $1 \rightarrow \mathrm{C}$ | - | - | - | 1 |
| SETN ${ }^{+}$ |  | Set N | $1 \rightarrow \mathrm{~N}$ | - | 1 | - | - |
| SETZ ${ }^{+}$ |  | Set Z | $1 \rightarrow \mathrm{C}$ | - | - | 1 | - |
| SUB (. B) | src, dst | Subtract source from destination | dst + .not.src + $1 \rightarrow$ dst | * | * | * | * |
| SUBC( . B) | src,dst | Subtract source and not(C) from dst. | dst + . not.src + C $\rightarrow$ dst | * | * | * | * |
| S WP B | dst | Swap bytes |  | - | - | - | - |
| SXT | dst | Extend sign |  | 0 | * | * | * |
| TST(.B) ${ }^{\text {t }}$ | dst | Test destination | dst +0 FFFFh +1 | 0 | * | * | 1 |
| XOR(. B) | src, dst | Exclusive OR source and destination | src .xor. dst $\rightarrow$ dst | * | * | * | * |

[^0]
## Chapter 4

## 16-Bit MSP430X CPU

This chapter describes the extended MSP 430X 16-bit RISC CPU with 1-MB memory access, its addressing modes, and instruction set. The MSP430X CPU is implemented in all MSP430 devices that exceed $64-\mathrm{KB}$ of address space.

## Topic <br> Page

4.1 CPU Introduction ..... 4-2
4.2 Interrupts ..... 4-4
4.3 CPU Registers ..... 4-5
4.4 Addressing Modes ..... 4-15
4.5 MSP430 and MSP430X Instructions ..... 4-36
4.6 Instruction Set Description ..... 4-58

### 4.1 CPU Introduction

The MSP430X CPU incorporates features specifically designed for modern programming techniques such as calculated branching, table processing and the use of high-level languages such as C. The MSP430X CPU can address a 1-MB address range without paging. In addition, the MSP 430X CPU has fewer interrupt overhead cycles and fewer instruction cycles in some cases than the MSP430 CPU, while maintaining the same or better code density than the MSP430 CPU. The MSP 430X CPU is completely backwards compatible with the MSP430 CPU.

The MSP430X CPU features include:
$\square$ RISC architecture.

- Orthogonal architecture.
- Full register access including program counter, status register and stack pointer.
- Single-cycle register operations.
$\square$ Large register file reduces fetches to memory.
- 20-bit address bus allows direct access and branching throughout the entire memory range without paging.
- 16-bit data bus allows direct manipulation of word-wide arguments.
$\square$ Constant generator provides the six most often used immediate values and reduces code size.
- Direct memory-to-memory transfers without intermediate register holding.
- Byte, word, and 20-bit address-word addressing

The block diagram of the MSP430X CPU is shown in Figure 4-1.

Figure 4-1. MSP 430X CPU Block Diagram


### 4.2 Interrupts

The MSP430X uses the same interrupt structure as the MSP430:

- Vectored interrupts with no polling necessary
- Interrupt vectors are located downward from address OFFFEh

Interrupt operation for both MSP430 and MSP430X CPUs is described in Chapter 2 System Resets, Interrupts, and Operating modes, Section 2 Interrupts. The interrupt vectors contain 16 -bit addresses that point into the lower 64-KB memory. This means all interrupt handlers must start in the lower 64-KB memory - even in MSP 430X devices.

During an interrupt, the program counter and the status register are pushed onto the stack as shown in Figure 4-2. The MSP 430X architecture efficiently stores the complete 20 -bit PC value by automatically appending the PC bits 19:16 to the stored SR value on the stack. When the RETI instruction is executed, the full 20 -bit PC is restored making return from interrupt to any address in the memory range possible.

Figure 4-2. Program Counter Storage on the Stack for Interrupts


### 4.3 CPU Registers

The CPU incorporates sixteen registers R 0 to R15. Registers R0, R1, R2, and R3 have dedicated functions. R4 to R15 are working registers for general use.

### 4.3.1 The Program Counter PC

The 20-bit program counter ( $\mathrm{PC} / \mathrm{R} 0$ ) points to the next instruction to be executed. Each instruction uses an even number of bytes (two, four, six or eight bytes), and the PC is incremented accordingly. Instruction accesses are performed on word boundaries, and the PC is aligned to even addresses. Figure 4-3 shows the program counter.

Figure 4-3. Program Counter PC

| $16 \quad 15$ | 1 | 0 |
| :--- | :--- | :--- |
|  | Program Counter Bits 19 to 1 | 0 |

The PC can be addressed with all instructions and addressing modes. A few examples:

```
MOV.W #LABEL,PC; Branch to address LABEL (Iower 64 KB)
MOVA #LABEL,PC; Branch to address LABEL (1MB memory)
MOV.W LABEL,PC ; Branch to address in word LABEL
    ; (lower 64 KB)
MOV.W @R14,PC ; Branch indirect to address in
    ; R14 (lower 64 KB)
ADDA #4,PC ; Skip two words (1 MB memory)
```

The BR and CALL instructions reset the upper four PC bits to 0 . Only addresses in the lower 64-KB address range can be reached with the BR or CALL instruction. When branching or calling, addresses beyond the lower $64-\mathrm{KB}$ range can only be reached using the BRA or CALLA instructions. Also, any instruction to directly modify the PC does so according to the used addressing mode. For example, MOV. W \#v al ue, PC will clear the upper four bits of the PC because it is a. W instruction.

The program counter is automatically stored on the stack with CALL, or CALLA instructions, and during an interrupt service routine. Figure 4-4 shows the storage of the program counter with the return address after a CALLA instruction. A CALL instruction stores only bits 15:0 of the PC.

Figure 4-4. Program Counter Storage on the Stack for CALLA


The RETA instruction restores bits 19:0 of the program counter and adds 4 to the stack pointer. The RET instruction restores bits 15:0 to the program counter and adds 2 to the stack pointer.

### 4.3.2 Stack Pointer (SP)

The 20-bit stack pointer (SP/R1) is used by the CPU to store the return addresses of subroutine calls and interrupts. It uses a predecrement, postincrement scheme. In addition, the SP can be used by software with all instructions and addressing modes. Figure $4-5$ shows the SP. The SP is initialized into RAM by the user, and is always aligned to even addresses.

Figure 4-6 shows the stack usage. Figure 4-7 shows the stack usage when 20-bit address-words are pushed.

Figure 4-5. Stack Pointer


| MOV.W 2(SP),R6 | $;$ Copy Item I2 to R6 |
| :--- | :--- |
| MOV.W R7,O(SP) | $;$ Overwrite TOS with R7 |
| PUSH \#0123h | $;$ Put 0123h on stack |
| POP R8 | R8 $=0123 \mathrm{~h}$ |

Figure 4-6. Stack Usage


Figure 4-7. PUSHX.A Format on the Stack


The special cases of using the SP as an argument to the PUSH and POP instructions are described and shown in Figure 4-8.

Figure 4-8. PUSH SP - POP SP Sequence


The stack pointer is changed after The stack pointer is not changed after a POP SP a PUSH SP instruction. instruction. The POP SP instruction places SP1 into the stack pointer SP (SP2=SP1)

### 4.3.3 Status Register (SR)

The 16 -bit status register (SR/R2), used as a source or destination register, can only be used in register mode addressed with word instructions. The remaining combinations of addressing modes are used to support the constant generator. Figure 4-9 shows the SR bits. Do not write 20-bit values to the SR. Unpredictable operation can result.

Figure 4-9. Status Register Bits


Table 4-1 describes the status register bits.
Table 4-1. Description of Status Register Bits

| Bit | Description |
| :---: | :---: |
| Reserved | Reserved |
| V | Overflow bit. This bit is set when the result of an arithmetic operation overflows the signed-variable range. |
|  | $\operatorname{ADD}(, B), \operatorname{ADDX}(, B, A)$, Set when: <br> $\operatorname{ADDC}(, B), \operatorname{ADDCX}(, B, A)$, positive + positive $=$ negative <br> $\operatorname{ADDA}$  <br>  negative + negative $=$ positive <br> otherwise reset |
|  | $\operatorname{SUB}(, B), \operatorname{SUBX}(, B, A)$, Set when: <br> $\operatorname{SUBC(,B),S\cup BCX(,B,A),}$ positive - negative $=$ negative <br> $\operatorname{SUBA,C}, C M P(, B)$, negative - positive $=$ positive <br> $C M P X(, B, A), C M P A$ otherwise reset |
| SCG1 | System clock generator 1 . This bit, when set, turns off the DCO dc generator if DCOCLK is not used for MCLK or SMCLK. |
| SCG0 | System clock generator 0 . This bit, when set, turns off the FLL+loop control. |
| OSCOFF | Oscillator Off. This bit, when set, turns off the LFXT1 crystal oscillator when LFXT1CLK is not used for MCLK or SMCLK. |
| CPUOFF | CPU off. This bit, when set, turns off the CPU. |
| GIE | General interrupt enable. This bit, when set, enables maskable interrupts. When reset, all maskable interrupts are disabled. |
| N | Negative bit. This bit is set when the result of an operation is negative and cleared when the result is positive. |

## Bit Description

Z Zero bit. This bit is set when the result of an operation is zero and cleared when the result is not zero.

C Carry bit. This bit is set when the result of an operation produced a carry and cleared when no carry occurred.

### 4.3.4 The Constant Generator Registers CG1 and CG2

Six commonly used constants are generated with the constant generator registers R2 (CG1) and R3 (CG2), without requiring an additional 16-bit word of program code. The constants are selected with the source register addressing modes (As), as described in Table 4-2.

Table 4-2. Values of Constant Generators CG1, CG2

| Register | As | Constant | Remarks |
| :--- | :--- | :--- | :--- |
| R2 | 00 | - | Register mode |
| R2 | 01 | $(0)$ | Absolute address mode |
| R2 | 10 | 00004 h | +4, bit processing |
| R2 | 11 | 00008 h | +8, bit processing |
| R3 | 00 | 00000 h | 0, word processing |
| R3 | 01 | 00001 h | +1 |
| R3 | 10 | 00002 h | +2, bit processing |
| R3 | 11 | FFh, FFFFh, FFFFFh | -1, word processing |

The constant generator advantages are:

- No special instructions required
- No additional code word for the six constants
- No code memory access required to retrieve the constant

The assembler uses the constant generator automatically if one of the six constants is used as an immediate source operand. Registers R2 and R3, used in the constant mode, cannot be addressed explicitly; they act as source-only registers.

## Constant Generator - Expanded Instruction Set

The RISC instruction set of the MSP430 has only 27 instructions. However, the constant generator allows the MSP 430 assembler to support 24 additional, emulated instructions. For example, the single-operand instruction:

```
CLR dst
```

is emulated by the double-operand instruction with the same length:
MOV R3,dst
where the \#0 is replaced by the assembler, and R 3 is used with $\mathrm{As}=00$.

is replaced by:

```
O(R3),dst
```


### 4.3.5 The General Purpose Registers R4 to R15

The twelve CPU registers R 4 to R15, contain 8 -bit, 16 -bit, or 20-bit values. Any byte-write to a CPU register clears bits 19:8. Any word-write to a register clears bits 19:16. The only exception is the SXT instruction. The SXT instruction extends the sign through the complete 20 -bit register.

The following figures show the handling of byte, word and address-word data. Note the reset of the leading MSBs, if a register is the destination of a byte or word instruction.

Figure 4-10 shows byte handling (8-bit data, .B suffix). The handling is shown for a source register and a destination memory byte and for a source memory byte and a destination register.

Figure 4-10. Register-Byte/Byte-R egister Operation


Figure $4-11$ and Figure $4-12$ show 16 -bit word handling (.W suffix). The handling is shown for a source register and a destination memory word and for a source memory word and a destination register.

Figure 4-11. Register-W ord Operation


Figure 4-12. Word-Register Operation


Figure 4-13 and Figure $4-14$ show 20 -bit address-word handling (.A suffix). The handling is shown for a source register and a destination memory address-word and for a source memory address-word and a destination register.

Figure 4-13. Register - Address-W ord Operation


Figure 4-14. Address-Word - Register Operation


### 4.4 Addressing Modes

Seven addressing modes for the source operand and four addressing modes for the destination operand use 16-bit or 20-bit addresses. The MSP430 and MSP430X instructions are usable throughout the entire 1-MB memory range.

Table 4-3. Source/Destination Addressing

| As/Ad | Addressing Mode | Syntax | Description |
| :---: | :---: | :---: | :---: |
| 00/0 | R egister mode | Rn | Register contents are operand |
| 01/1 | Indexed mode | $X(R n)$ | ( $R n+X$ ) points to the operand. $X$ is stored in the next word, or stored in combination of the preceding extension word and the next word. |
| 01/1 | Symbolic mode | ADDR | ( $P C+X$ ) points to the operand. $X$ is stored in the next word, or stored in combination of the preceding extension word and the next word. Indexed mode $X(P C)$ is used. |
| 01/1 | Absolute mode | \&ADDR | The word following the instruction contains the absolute address. $X$ is stored in the next word, or stored in combination of the preceding extension word and the next word. Indexed mode $X(S R)$ is used. |
| 10/- | Indirect register mode | @ Rn | $R n$ is used as a pointer to the operand. |
| 11/- | Indirect autoincrement | @ R n + | $R n$ is used as a pointer to the operand. Rn is incremented afterwards by 1 for . B instructions. by 2 for.$W$ instructions, and by 4 for .A instructions. |
| 11/- | Immediate mode | \#N | $N$ is stored in the next word, or stored in combination of the preceding extension word and the next word. Indirect autoincrement mode @ PC+is used. |

The seven addressing modes are explained in detail in the following sections. Most of the examples show the same addressing mode for the source and destination, but any valid combination of source and destination addressing modes is possible in an instruction.

## Note: Use of Labels EDE, TONI, TOM, and LEO

Throughout MSP430 documentation EDE, TONI, TOM, and LEO are used as generic labels. They are only labels. They have no special meaning.

### 4.4.1 Register Mode

Operation: The operand is the 8 -, 16 -, or 20 -bit content of the used CPU register.

Length: One, two, or three words
Comment: Valid for source and destination
Byte operation: Byte operation reads only the 8 LSBs of the source register Rsrc and writes the result to the 8 LSBs of the destination register Rdst . The bits Rdst .19:8 are cleared. The register Rsrc is not modified.

Word operation:Word operation reads the 16 LSBs of the source register Rsrc and writes the result to the 16 LSBs of the destination register Rdst. The bits Rdst .19:16 are cleared. The register Rsrc is not modified.

Address-Word operation: Address-word operation reads the 20 bits of the source register Rsrc and writes the result to the 20 bits of the destination register Rdst. The register Rsrc is not modified

SXT Exception: The SXT instruction is the only exception for register operation. The sign of the low byte in bit 7 is extended to the bits Rdst.19:8.

Example: BIS.W R5,R6 ;
This instruction logically ORs the 16 -bit data contained in R5 with the 16-bit contents of R6. R6.19:16 is cleared.

| Before: | ddress pace | Register |  |  | After: | ddress pace |  | Register |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $P C$ | $\begin{aligned} & \text { R } 5 \\ & \text { R } 6 \end{aligned}$ |  | $\begin{aligned} & 21036 h \\ & 21034 h \end{aligned}$ |  | PC | R 5 |  |
| 21036h | xxxxh |  |  | AA550h |  | xxxxh |  |  | AA550h |
| 21034h | D506h |  |  | 11111h |  | D506h |  | R 6 | 0B551h |
|  |  |  |  |  |  |  |  |  |  |

Example: BISX.A R5,R6;
This instruction logically ORs the 20-bit data contained in R 5 with the 20-bit contents of R6.

The extension word contains the A/L-bit for 20-bit data. The instruction word uses byte mode with bits $A / L: B / W=01$. The result of the instruction is:


### 4.4.2 Indexed Mode

The Indexed mode calculates the address of the operand by adding the signed index to a CPU register. The Indexed mode has three addressing possibilities:

- Indexed mode in lower 64-KB memory
- MSP430 instruction with Indexed mode addressing memory above the lower 64-KB memory.
- MSP430X instruction with Indexed mode


## Indexed Mode in Lower 64 KB Memory

If the CPU register Rn points to an address in the lower 64 KB of the memory range, the calculated memory address bits 19:16 are cleared after the addition of the CPU register Rn and the signed 16-bit index. This means, the calculated memory address is always located in the lower 64 KB and does not overflow or underflow out of the lower 64-KB memory space. The RAM and the peripheral registers can be accessed this way and existing MSP430 software is usable without modifications as shown in Figure 4-15.

Figure 4-15. Indexed Mode in Lower 64 KB


Length: Two or three words
Operation: The signed 16 -bit index is located in the next word after the instruction and is added to the CPU register Rn . The resulting bits 19:16 are cleared giving a truncated 16 -bit memory address, which points to an operand address in the range 00000 h to OFFFFh. The operand is the content of the addressed memory location.

Comment: Valid for source and destination. The assembler calculates the register index and inserts it.

Example: ADD.B $1000 \mathrm{~h}(\mathrm{R} 5), 0 \mathrm{~F} 00 \mathrm{~h}(\mathrm{R} 6)$;
The previous instruction adds the 8 -bit data contained in source byte $1000 \mathrm{~h}(\mathrm{R} 5)$ and the destination byte $0 \mathrm{~F} 000 \mathrm{~h}(\mathrm{R} 6)$ and places the result into the destination byte. Source and destination bytes are both located in the lower 64 KB due to the cleared bits 19:16 of registers R5 and R6.

Source: $\quad$ The byte pointed to by R $5+1000 \mathrm{~h}$ results in address 0479Ch $+1000 \mathrm{~h}=0579 \mathrm{Ch}$ after truncation to a 16 -bit address.

Destination: The byte pointed to by R6 + F000h results in address 01778 h + F000h $=00778 \mathrm{~h}$ after truncation to a 16 -bit address.

| Before: | Address Space |  | Register | After: | ddress pace | Register |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R 5R6 |  | 1103Ah |  | PC R 5 |  |
| 1103Ah | xxxxh |  | 0479Ch |  | xxxxh |  | 0479Ch |
| 11038h | F000h |  | 01778h | 11038h | F000h | R6 | 01778h |
| 11036h | 1000h |  |  | $\begin{aligned} & 11036 \mathrm{~h} \\ & 11034 \mathrm{~h} \end{aligned}$ | 1000h |  | src <br> dst Sum |
| 11034h | 55D6h |  |  |  | 55D6h |  |  |
|  |  |  |  |  |  |  |  |
| 0077Ah |  |  | $\begin{aligned} & 01778 \mathrm{~h} \\ & + \text { +F000h } \\ & \hline 00778 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \text { 0077Ah } \\ & 00778 \mathrm{~h} \end{aligned}$ |  | $\begin{array}{r} 32 \mathrm{~h} \\ +45 \mathrm{~h} \\ \hline \end{array}$ |  |
|  |  |  |  |  |  |  |  |
|  | xxxxh |  |  |  | xxxxh |  |  |
|  | xx45h |  |  |  | xx77h | 77h |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  | $\begin{aligned} & 0479 \mathrm{Ch} \\ & +1000 \mathrm{~h} \end{aligned}$ |  | 0579Eh |  |  |  |
|  |  |  |  |  |  |  |  |
| 0579E h | xxxxh |  |  | xxxxh |  |  |  |
| 0579Ch | xx32h |  | 0579Ch |  | 0579Ch | xx32h |  |  |
|  |  |  |  |  |  |  |  |  |
|  | $\square$ |  |  |  |  |  |  |

## MSP430 Instruction with Indexed Mode in Upper Memory

If the CPU register Rn points to an address above the lower 64-KB memory, the Rn bits 19:16 are used for the address calculation of the operand. The operand may be located in memory in the range $\mathrm{Rn} \pm 32 \mathrm{~KB}$, because the index, $X$, is a signed 16 -bit value. In this case, the address of the operand can overflow or underflow into the lower 64-KB memory space. See Figure 4-16 and Figure 4-17.

Figure 4-16. Indexed Mode in Upper Memory


Figure 4-17. Overflow and Underflow for the Indexed Mode


| Length: | Two or three words |
| :---: | :---: |
| Operation: | The sign-extended 16 -bit index in the next word after the instruction is added to the 20 bits of the CPU register Rn . This delivers a 20 -bit address, which points to an address in the range 0 to $\operatorname{FFFFFh}$. The operand is the content of the addressed memory location. |
| Comment: | Valid for source and destination. The assembler calculates the register index and inserts it. |
| Example: | ADD.W 8346h(R5), 2100h(R6); |
| This instruction adds the 16 -bit data contained in the source and the destination addresses and places the 16 -bit result into the destination. Source and destination operand can be located in the entire address range. |  |
| Source: | The word pointed to by R5 +8346 h . The negative index 8346 h is sign-extended, which results in address 23456 h $\mathrm{F} 8346 \mathrm{~h}=1 \mathrm{~B} 79 \mathrm{Ch}$. |
| Destination: | The word pointed to by R6 + 2100 h results in address $15678 \mathrm{~h}+2100 \mathrm{~h}=17778 \mathrm{~h}$. |

Figure 4-18. Example for the Indexed Mode


## MSP430X Instruction with Indexed Mode

When using an MSP430X instruction with Indexed mode, the operand can be located anywhere in the range of $\mathrm{Rn} \pm 19$ bits.

Length: Three or four words
Operation: The operand address is the sum of the 20-bit CPU register content and the 20 -bit index. The four MSBs of the index are contained in the extension word, the 16 LSBs are contained in the word following the instruction. The CPU register is not modified.

Comment: Valid for source and destination. The assembler calculates the register index and inserts it.

Example: ADDX.A $12346 \mathrm{~h}(\mathrm{R} 5), 32100 \mathrm{~h}(\mathrm{R} 6)$;
This instruction adds the 20-bit data contained in the source and the destination addresses and places the result into the destination.

Source: Two words pointed to by R5 +12346 h which results in address $23456 \mathrm{~h}+12346 \mathrm{~h}=3579 \mathrm{Ch}$.

Destination: Two words pointed to by R6 + 32100h which results in address $45678 \mathrm{~h}+32100 \mathrm{~h}=77778 \mathrm{~h}$.

The extension word contains the MSBs of the source index and of the destination index and the A/L-bit for 20-bit data. The instruction word uses byte mode due to the 20-bit data length with bits $A / L: B / W=01$.


### 4.4.3 Symbolic Mode

The Symbolic mode calculates the address of the operand by adding the signed index to the program counter. The Symbolic mode has three addressing possibilities:

- Symbolic mode in lower 64-KB memory
- MSP430 instruction with symbolic mode addressing memory above the lower 64-KB memory.
- MSP430X instruction with symbolic mode


## Symbolic Mode in Lower 64 KB

If the PC points to an address in the lower 64 KB of the memory range, the calculated memory address bits 19:16 are cleared after the addition of the PC and the signed 16 -bit index. This means, the calculated memory address is always located in the lower 64 KB and does not overflow or underflow out of the lower $64-\mathrm{KB}$ memory space. The RAM and the peripheral registers can be accessed this way and existing MSP430 software is usable without modifications as shown in Figure 4-15.

Figure 4-19. Symbolic Mode Running in Lower 64 KB


Operation: The signed 16 -bit index in the next word after the instruction is added temporarily to the PC. The resulting bits 19:16 are cleared giving a truncated 16-bit memory address, which points to an operand address in the range 00000 h , to $0 F F F F h$. The operand is the content of the addressed memory location.

Length: Two or three words
Comment: Valid for source and destination. The assembler calculates the PC index and inserts it.

Example: ADD.B EDE,TONI ;

The previous instruction adds the 8-bit data contained in source byte EDE and destination byte TONI and places the result into the destination byte TONI. Bytes EDE and TONI and the program are located in the lower 64 KB .

Source: Byte EDE located at address 0,579Ch, pointed to by PC + 4766h where the PC index 4766h is the result of 0579Ch $01036 \mathrm{~h}=04766 \mathrm{~h}$. Address 01036 h is the location of the index for this example.

Destination: Byte TONI located at address 00778h, pointed to by PC + F740h, is the truncated 16 -bit result of $00778 \mathrm{~h}-1038 \mathrm{~h}=\mathrm{FF} 740 \mathrm{~h}$. Address 01038 h is the location of the index for this example.

Before:


Space




## MSP430 Instruction with Symbolic Mode in Upper Memory

If the PC points to an address above the lower 64-KB memory, the PC bits 19:16 are used for the address calculation of the operand. The operand may be located in memory in the range PC $\pm 32 \mathrm{~KB}$, because the index, X , is a signed 16 -bit value. In this case, the address of the operand can overflow or underflow into the lower 64-KB memory space as shown in Figure 4-20 and Figure 4-21.

Figure 4-20. Symbolic Mode Running in Upper Memory


Figure 4-21. Overflow and Underflow for the Symbolic Mode


Length: Two or three words
Operation: The sign-extended 16-bit index in the next word after the instruction is added to the 20 bits of the PC. This delivers a 20-bit address, which points to an address in the range 0 to FFFFFh. The operand is the content of the addressed memory location.

Comment: Valid for source and destination. The assembler calculates the PC index and inserts it

Example: ADD.W EDE, \&TONI ;
This instruction adds the 16 -bit data contained in source word EDE and destination word TONI and places the 16-bit result into the destination word TONI. For this example, the instruction is located at address 2,F034h.

Source: $\quad$ Word EDE at address 3379 Ch , pointed to by $\mathrm{PC}+4766 \mathrm{~h}$ which is the 16 -bit result of $3379 \mathrm{Ch}-2 \mathrm{~F} 036 \mathrm{~h}=04766 \mathrm{~h}$. Address 2F036h is the location of the index for this example.

Destination: Word TONI located at address 00778h pointed to by the absolute address 00778h.


## MSP430X Instruction with Symbolic Mode

When using an MSP430X instruction with Symbolic mode, the operand can be located anywhere in the range of PC $\pm 19$ bits.

Length: Three or four words
Operation: The operand address is the sum of the 20-bit PC and the 20 -bit index. The four MSBs of the index are contained in the extension word, the 16 LSBs are contained in the word following the instruction.

Comment: Valid for source and destination. The assembler calculates the register index and inserts it.

Example: ADDX.B EDE,TONI ;
The instruction adds the 8-bit data contained in source byte EDE and destination byte TONI and places the result into the destination byte TONI.

Source: Byte EDE located at address 3579Ch, pointed to by $P C+14766 \mathrm{~h}$, is the 20 -bit result of $3579 \mathrm{Ch}-21036 \mathrm{~h}=14766 \mathrm{~h}$. Address 21036 h is the address of the index in this example.

Destination: Byte TONI located at address 77778h, pointed to by $\mathrm{PC}+56740 \mathrm{~h}$, is the 20 -bit result of $77778 \mathrm{~h}-21038 \mathrm{~h}=56740 \mathrm{~h}$. Address 21038 h is the address of the index in this example..


After: Address Space

| 2103Ah |  |
| :---: | :---: |
|  | xxxxh |
| 21038h | 6740h |
| 21036h | 4766h |
| 21034h | 50D0h |
| 21032h | 18C5h |
|  |  |



### 4.4.4 Absolute Mode

The Absolute mode uses the contents of the word following the instruction as the address of the operand. The Absolute mode has two addressing possibilities:

- Absolute mode in lower 64-KB memory
- MSP430X instruction with Absolute mode


## Absolute Mode in Lower 64 KB

If an MSP430 instruction is used with Absolute addressing mode, the absolute address is a 16 -bit value and therefore points to an address in the lower 64 KB of the memory range. The address is calculated as an index from 0 and is stored in the word following the instruction The RAM and the peripheral registers can be accessed this way and existing MSP430 software is usable without modifications.

Length: Two or three words
Operation: The operand is the content of the addressed memory location.

Comment: Valid for source and destination. The assembler calculates the index from 0 and inserts it

Example: ADD.W \&EDE, \&TONI ;
This instruction adds the 16-bit data contained in the absolute source and destination addresses and places the result into the destination.

Source: Word at address EDE
Destination: Word at address TONI
Before: Address Space


## MSP430X Instruction with Absolute Mode

If an MSP430X instruction is used with Absolute addressing mode, the absolute address is a 20-bit value and therefore points to any address in the memory range. The address value is calculated as an index from 0 . The four MSBs of the index are contained in the extension word, and the 16 LSBs are contained in the word following the instruction.

Length: Three or four words
Operation: The operand is the content of the addressed memory location.

Comment: Valid for source and destination. The assembler calculates the index from 0 and inserts it

Example: ADDX.A \&EDE, \&TONI ;
This instruction adds the 20-bit data contained in the absolute source and destination addresses and places the result into the destination.

Source: Two words beginning with address EDE
Destination: Two words beginning with address TONI

Before:
Address
Space


After:

After: |  | Address |
| :--- | :--- |
|  | Space |

| 2103Ah |  |
| :---: | :---: |
|  | xxxxh |
| 21038h | 7778h |
| 21036h | 579Ch |
| 21034h | 52D2h |
| 21032h | 1987h |
|  |  |




### 4.4.5 Indirect Register Mode

The Indirect Register mode uses the contents of the CPU register Rsrc as the source operand. The Indirect Register mode always uses a 20 -bit address.

Length: One, two, or three words
Operation: The operand is the content the addressed memory location. The source register Rsrc is not modified.

Comment: Valid only for the source operand. The substitute for the destination operand is $0(\mathrm{Rdst})$.

Example: ADDX.W @R5,2100h(R6)
This instruction adds the two 16-bit operands contained in the source and the destination addresses and places the result into the destination.

Source: $\quad$ Word pointed to by R 5. R 5 contains address 3,579Ch for this example.

Destination: Word pointed to by R6 + 2100h which results in address $45678 \mathrm{~h}+2100 \mathrm{~h}=7778 \mathrm{~h}$.

| Before: | Address <br> Space |  | gister | After: | Address Space |  | egister |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
| 21038h | xxxxh | R5 | 3579Ch | 21038h | xxxxh | PC R5 | 3579Ch |
| 21036h | 2100h | R6 | 45678h | 21036h | 2100h | R6 | 45678h |
| 21034h | 55A6h | PC |  | 21034h | 55A6h |  |  |
|  |  |  |  |  |  |  |  |




| 3579Eh |  |
| :---: | :---: |
|  | xxxxh |
| 3579Ch | 5432h |
|  |  |
|  |  |

### 4.4.6 Indirect, Autoincrement Mode

The Indirect Autoincrement mode uses the contents of the CPU register Rsrc as the source operand. Rsrc is then automatically incremented by 1 for byte instructions, by 2 for word instructions, and by 4 for address-word instructions immediately after accessing the source operand. If the same register is used for source and destination, it contains the incremented address for the destination access. Indirect Autoincrement mode always uses 20 -bit addresses.

Length: One, two, or three words
Operation: The operand is the content of the addressed memory location.

Comment: Valid only for the source operand.
Example: ADD.B @R5+,0(R6)
This instruction adds the 8-bit data contained in the source and the destination addresses and places the result into the destination.

Source: $\quad$ Byte pointed to by R5. R 5 contains address 3,579Ch for this example.

Destination: Byte pointed to by R6 + Oh which results in address 0778h for this example.


### 4.4.7 Immediate Mode

The Immediate mode allows accessing constants as operands by including the constant in the memory location following the instruction. The program counter PC is used with the Indirect Autoincrement mode. The PC points to the immediate value contained in the next word. After the fetching of the immediate operand, the PC is incremented by 2 for byte, word, or address-word instructions. The Immediate mode has two addressing possibilities:

- 8- or 16-bit constants with MSP430 instructions
- 20-bit constants with MSP430X instruction


## MSP430 Instructions with Immediate Mode

If an MSP430 instruction is used with Immediate addressing mode, the constant is an 8 - or 16 -bit value and is stored in the word following the instruction.

Length: Two or three words. One word less if a constant of the constant generator can be used for the immediate operand.

Operation: The 16-bit immediate source operand is used together with the 16 -bit destination operand.

Comment: Valid only for the source operand.
Example: ADD \#3456h, \&TONI
This instruction adds the 16 -bit immediate operand 3456 h to the data in the destination address TONI.

Source: $\quad 16$-bit immediate value 3456 h.
Destination: Word at address TONI.


## MSP430X Instructions with Immediate Mode

If an MSP430X instruction is used with immediate addressing mode, the constant is a 20 -bit value. The 4 MSBs of the constant are stored in the extension word and the 16 LSBs of the constant are stored in the word following the instruction.

Length: Three or four words. One word less if a constant of the constant generator can be used for the immediate operand.

Operation: The 20-bit immediate source operand is used together with the 20 -bit destination operand.

Comment: Valid only for the source operand.
Example: ADDX.A \#23456h,\&TONI ;
This instruction adds the 20-bit immediate operand 23456h to the data in the destination address TONI.

Source: $\quad 20$-bit immediate value 23456 h.
Destination: Two words beginning with address TONI.


### 4.5 MSP430 and MSP430X Instructions

MSP430 instructions are the 27 implemented instructions of the MSP430 CPU. These instructions are used throughout the 1-MB memory range unless their 16 -bit capability is exceeded. The MSP430X instructions are used when the addressing of the operands or the data length exceeds the 16 -bit capability of the MSP430 instructions.

There are three possibilities when choosing between an MSP430 and MSP 430X instruction:
$\square$ To use only the MSP430 instructions: The only exceptions are the CALLA and the RETA instruction. This can be done if a few, simple rules are met:

■ Placement of all constants, variables, arrays, tables, and data in the lower 64 KB. This allows the use of MSP 430 instructions with 16 -bit addressing for all data accesses. No pointers with 20-bit addresses are needed.
■ Placement of subroutine constants immediately after the subroutine code. This allows the use of the symbolic addressing mode with its 16 -bit index to reach addresses within the range of PC $\pm 32 \mathrm{~KB}$.
$\square$ To use only MSP430X instructions: The disadvantages of this method are the reduced speed due to the additional CPU cycles and the increased program space due to the necessary extension word for any double operand instruction.

- Use the best fitting instruction where needed

The following sections list and describe the MSP430 and MSP430X instructions.

### 4.5.1 MSP430 Instructions

The MSP430 instructions can be used, regardless if the program resides in the lower 64 KB or beyond it. The only exceptions are the instructions CALL and RET which are limited to the lower 64 KB address range. CALLA and RETA instructions have been added to the MSP 430X CPU to handle subroutines in the entire address range with no code size overhead.

## MSP430 Double Operand (Format I) Instructions

Figure 4-22 shows the format of the MSP430 double operand instructions. Source and destination words are appended for the Indexed, Symbolic, Absolute and Immediate modes. Table 4-4 lists the twelve MSP430 double operand instructions.

Figure 4-22. MSP 430 Double Operand Instruction Format

| 15 | 12 | 11 |  | 8 | 7 | 6 |  | 4 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Op-code |  |  | Rsrc |  | Ad | B/W | A |  | Rdst |  |
| Source or Destination 15:0 |  |  |  |  |  |  |  |  |  |  |
| Destination 15:0 |  |  |  |  |  |  |  |  |  |  |

Table 4-4.MSP 430 Double Operand Instructions

| Mnemonic | S-Reg, <br> D-Reg | Operation | Status Bits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | N | Z | C |
| MOV ( . B) | src, dst | src $\rightarrow$ dst | - | - | - | - |
| ADD ( B) | src, dst | $\mathrm{src}+\mathrm{dst} \rightarrow \mathrm{dst}$ | * | * | * | * |
| ADDC( $\cdot \mathrm{B}$ ) | src, dst | $\mathrm{src}+\mathrm{dst}+\mathrm{C} \rightarrow \mathrm{dst}$ | * | * | * | * |
| SUB( $\mathrm{B}_{\text {) }}$ | src, dst | $\mathrm{dst}+$. not.src $+1 \rightarrow \mathrm{dst}$ | * | * | * | * |
| SUBC( . B) | src, dst | $\mathrm{dst}+$.not.src $+\mathrm{C} \rightarrow \mathrm{dst}$ | * | * | * | * |
| CMP ( B ) | src, dst | dst - src | * | * | * | * |
| DADD ( B) | src, dst | src + dst $+\mathrm{C} \rightarrow$ dst (decimally) | * | * | * | * |
| $B \mid T(. B)$ | src, dst | src .and. dst | 0 | * | * | Z |
| $B \mid C(1, B)$ | src, dst | .not.src .and. dst $\rightarrow$ dst | - | - | - | - |
| $B \backslash S(. B)$ | src, dst | src .or. dst $\rightarrow$ dst | - | - | - | - |
| XOR( $\cdot \mathrm{B})$ | src, dst | src .xor. dst $\rightarrow$ dst | * | * | * | Z |
| AND ( B) | src,dst | src .and. dst $\rightarrow$ dst | 0 | * | * | Z |

* The status bit is affected
- The status bit is not affected

0 The status bit is cleared
1 The status bit is set

## Single Operand (Format II) Instructions

Figure 4-23 shows the format for MSP 430 single operand instructions, except RETI. The destination word is appended for the Indexed, Symbolic, Absolute and Immediate modes .Table 4-5 lists the seven single operand instructions.

Figure 4-23. MSP430 Single Operand Instructions

| 15 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: |
| Op-code |  | B/W | Ad | Rdst |
| Destination 15:0 |  |  |  |  |

Table 4-5. MSP 430 Single Operand Instructions

| Mnemonic | S-Reg, D-Reg | Operation | Status Bits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | N | Z | C |
| RRC( . B) | dst | $\mathrm{C} \rightarrow \mathrm{MSB} \rightarrow \ldots . . . \mathrm{LSB} \rightarrow \mathrm{C}$ | * | * | * | * |
| RRA( B) | dst | MSB $\rightarrow$ MSB $\rightarrow \ldots$ LSB $\rightarrow$ C | 0 | * | * | * |
| PUSH(.B) | src | SP - $2 \rightarrow$ SP, src $\rightarrow$ @ SP | - | - | - | - |
| $S$ WP B | dst | bit 15...bit $8 \Leftrightarrow$ bit 7...bit 0 | - | - | - | - |
| CALL | dst | Call subroutine in lower 64 KB | - | - | - | - |
| RETI |  | TOS $\rightarrow$ SR, SP + $2 \rightarrow$ SP | * | * | * | * |
|  |  | TOS $\rightarrow$ PC, SP + $2 \rightarrow$ SP |  |  |  |  |
| SXT | dst | Register mode: bit $7 \rightarrow$ bit 8 ...bit 19 Other modes: bit $7 \rightarrow$ bit 8 ...bit 15 | 0 | * | * | $\bar{Z}$ |

* The status bit is affected
- The status bit is not affected

0 The status bit is cleared
1 The status bit is set

## J umps

Figure 4-24 shows the format for MSP430 and MSP 430X jump instructions. The signed 10 -bit word offset of the jump instruction is multiplied by two, sign-extended to a 20 -bit address, and added to the 20 -bit program counter. This allows jumps in a range of -511 to +512 words relative to the program counter in the full 20-bit address space Jumps do not affect the status bits. Table 4-6 lists and describes the eight jump instructions.

Figure 4-24. Format of the Conditional J ump Instructions

| 15 | 13 | 10 |  | 0 |
| :---: | :---: | :---: | :---: | :---: |
| Op-Code | Condition | S | 10-Bit Signed PC Offset |  |

Table 4-6. Conditional J ump Instructions

| Mnemonic | S-Reg, D-Reg | Operation |
| :--- | :--- | :--- |
| JEQ/ J Z | Label | Jump to label if zero bit is set |
| JNE/ J NZ | Label | Jump to label if zero bit is reset |
| JC | Label | Jump to label if carry bit is set |
| JNC | Label | Jump to label if carry bit is reset |
| JN | Label | Jump to label if negative bit is set |
| JGE | Label | Jump to label if $(N . X O R . V)=0$ |
| JL | Label | Jump to label if $(N . X O R . V)=1$ |
| JMP | Label | Jump to label unconditionally |

## Emulated Instructions

In addition to the MSP 430 and MSP 430X instructions, emulated instructions are instructions that make code easier to write and read, but do not have op-codes themselves. Instead, they are replaced automatically by the assembler with a core instruction. There is no code or performance penalty for using emulated instructions. The emulated instructions are listed in Table 4-7.

Table 4-7.E mulated Instructions

| Instruction | Explanation | Emulation | V | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC( . B) dst | Add Carry to dst | ADDC( B) \#0,dst | * | * | * | * |
| BR dst | Branch indirectly dst | MOV dst, PC | - | - | - | - |
| CLR(.B) dst | Clear dst | MOV(, B) \#0,dst | - | - | - | - |
| CLRC | Clear Carry bit | BIC \#1, SR | - | - | - | 0 |
| CLRN | Clear Negative bit | BIC \#4, SR | - | 0 | - | - |
| CLRZ | Clear Zero bit | BIC \#2, SR | - | - | 0 | - |
| DADC(. B) dst | Add Carry to dst decimally | DADD(.B) \#0,dst | * | * | * | * |
| DEC(. B) dst | Decrement dst by 1 | SUB(.B) \#1, dst | * | * | * | * |
| DECD( B) dst | Decrement dst by 2 | SUB(.B) \#2,dst | * | * | * | * |
| DINT | Disable interrupt | BIC \#8, SR | - | - | - | - |
| EINT | E nable interrupt | BIS \#8, SR | - | - | - | - |
| I NC( . B ) dst | Increment dst by 1 | ADD( , B) \#1, dst | * | * | * | * |
| INCD(.B) dst | Increment dst by 2 | ADD( $\mathrm{B}^{\text {( }}$ \#2, dst | * | * | * | * |
| I NV(.B) dst | Invert dst | XOR(.B) \#-1,dst | * | * | * | * |
| NOP | No operation | MOV R3, R3 | - | - | - | - |
| POP dst | Pop operand from stack | MOV @SPt,dst | - | - | - | - |
| RET | R eturn from subroutine | MOV @SP+, PC | - | - | - | - |
| RLA(.B) dst | Shift left dst arithmetically | ADD(, B) dst,dst | * | * | * | * |
| RLC( $\cdot \mathrm{B}) \mathrm{dst}$ | Shift left dst logically through Carry | $\operatorname{ADDC}(. B) \mathrm{dst}, \mathrm{dst}$ | * | * | * | * |
| SBC(. B$) \mathrm{dst}$ | Subtract Carry from dst | SUBC( . B) \#0,dst | * | * | * | * |
| SETC | Set Carry bit | BIS \#1, SR | - | - | - | 1 |
| SETN | Set Negative bit | BIS \#4, SR | - | 1 | - | - |
| SETZ | Set Zero bit | BIS \#2, SR | - | - | 1 | - |
| TST(.B) dst | Test dst (compare with 0 ) | CMP(.B) \#0,dst | 0 | * | * | 1 |

## MSP430 Instruction Execution

The number of CPU clock cycles required for an instruction depends on the instruction format and the addressing modes used - not the instruction itself. The number of clock cycles refers to MCLK.

## Instruction Cycles and Length for Interrupt, Reset, and Subroutines

Table 4-8 lists the length and the CPU cycles for reset, interrupts and subroutines.

Table 4-8. Interrupt, Return and Reset Cycles and Length

| Action | Execution Time <br> MCLK Cycles | Length of <br> Instruction (Words) |
| :--- | :---: | :---: |
| Return from interrupt RETI | $3^{\dagger}$ | 1 |
| Return from subroutine RET | 3 | 1 |
| Interrupt request service (cycles <br> needed before 1 ${ }^{\text {st }}$ instruction) | $5^{\ddagger}$ | - |
| WDT reset | 4 | - |
| Reset (RST/NMI) | 4 | - |

† The cycle count in MSP430 CPU is 5 .
$\ddagger$ The cycle count in MSP430 CPU is 6 .

## Format-II (Single Operand) Instruction Cycles and Lengths

Table 4-9 lists the length and the CPU cycles for all addressing modes of the MSP430 single operand instructions.

Table 4-9. MSP 430 Format-II Instruction Cycles and Length

|  | No. of Cycles |  |  |  | Length of <br> Instruction |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Addressing <br> Mode | RRA, RRC <br> SWPB, SXT | PUSH | CALL | Length of <br> Instruction | Example |
| Rn | 1 | 3 | $3^{\dagger}$ | 1 | SWPBR5 |
| @Rn | 3 | $3^{\dagger}$ | 4 | 1 | RRC @R9 |
| @Rn+ | 3 | $3^{\dagger}$ | $4^{\ddagger}$ | 1 | SWPB @R10+ |
| \#N | n.a. | $3^{\dagger}$ | $4^{\ddagger}$ | 2 | CALL \#LABEL |
| X(Rn) | 4 | $4^{\ddagger}$ | $4^{\ddagger}$ | 2 | CALL 2(R7) |
| EDE | 4 | $4^{\ddagger}$ | $4^{\ddagger}$ | 2 | PUSH EDE |
| \&EDE | 4 | $4^{\ddagger}$ | $4^{\ddagger}$ | 2 | SXT \&EDE |

$\dagger$ The cycle count in MSP430 CPU is 4 .
$\ddagger$ The cycle count in MSP430 CPU is 5 . Also, the cycle count is 5 for $\mathrm{X}(\mathrm{Rn})$ addressing mode, when $R n=S P$.

## Jump Instructions. Cycles and Lengths

All jump instructions require one code word, and take two CPU cycles to execute, regardless of whether the jump is taken or not.

## Format-I (Double Operand) Instruction Cycles and Lengths

Table 4-10 lists the length and CPU cycles for all addressing modes of the MSP430 format-I instructions.

Table 4-10.MSP 430 Format-I Instructions Cycles and Length

| Addressing Mode |  | No. of Cycles | Length of Instruction | Example |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Rn | Rm | 1 | 1 | MOV | R5, R8 |
|  | PC | 2 | 1 | BR | R9 |
|  | $x(R m)$ | $4^{\dagger}$ | 2 | ADD | R5, 4 (R6) |
|  | EDE | $4{ }^{\dagger}$ | 2 | XOR | R8, EDE |
|  | \&EDE | $4{ }^{\dagger}$ | 2 | MOV | R5, \&EDE |
| @ Rn | Rm | 2 | 1 | AND | @R4, R5 |
|  | PC | 3 | 1 | BR | @R 8 |
|  | $x(R m)$ | $5{ }^{\dagger}$ | 2 | XOR | @R5, 8(R6) |
|  | EDE | $5{ }^{\dagger}$ | 2 | MOV | @R5, EDE |
|  | \&EDE | $5^{\dagger}$ | 2 | XOR | @R5, \&EDE |
| @ R $\mathrm{n}+$ | Rm | 2 | 1 | ADD | @R5 +, R6 |
|  | PC | 3 | 1 | BR | @R $9+$ |
|  | $x(\mathrm{Rm})$ | $5{ }^{\dagger}$ | 2 | XOR | @R5, 8(R6) |
|  | EDE | $5{ }^{\dagger}$ | 2 | MOV | @R9+, EDE |
|  | \&EDE | $5^{\dagger}$ | 2 | MOV | @R9+, \& E DE |
| \#N | Rm | 2 | 2 | MOV | \#20,R9 |
|  | PC | 3 | 2 | BR | \#2AEh |
|  | x (Rm) | $5{ }^{\dagger}$ | 3 | MOV | \#0300h, O(SP) |
|  | EDE | $5^{\dagger}$ | 3 | ADD | \#33, EDE |
|  | \&EDE | $5^{\dagger}$ | 3 | ADD | \#33, \&EDE |
| $x(\mathrm{Rn})$ | Rm | 3 | 2 | MOV | 2(R5), R7 |
|  | PC | 3 | 2 | BR | 2(R6) |
|  | TONI | $6{ }^{\dagger}$ | 3 | MOV | 4(R7), TONI |
|  | $x$ (Rm) | $6{ }^{\dagger}$ | 3 | ADD | 4(R4), 6(R9) |
|  | \&TONI | $6^{\dagger}$ | 3 | MOV | 2(R4), \&TONI |
| EDE | Rm | 3 | 2 | AND | EDE, R6 |
|  | PC | 3 | 2 | BR | EDE |
|  | TONI | $6{ }^{\dagger}$ | 3 | CMP | EDE, TONI |
|  | $x$ (Rm) | $6{ }^{\dagger}$ | 3 | MOV | EDE, O(SP) |
|  | \&TONI | $6{ }^{\dagger}$ | 3 | MOV | EDE, \&TONI |
| \&EDE | Rm | 3 | 2 | MOV | \&EDE, R \% |
|  | PC | 3 | 2 | BR | \&EDE |
|  | TONI | $6{ }^{\dagger}$ | 3 | MOV | \&EDE, TONI |
|  | $x$ (Rm) | $6{ }^{\dagger}$ | 3 | MOV | \&EDE, O(SP) |
|  | \&TONI | $6^{\dagger}$ | 3 | MOV | \&EDE, \&TONI |

$\dagger$ MOV, BIT, and CMP instructions execute in 1 fewer cycle

### 4.5.2 MSP430X Extended Instructions

The extended MSP430X instructions give the MSP430X CPU full access to its 20-bit address space. Most MSP 430X instructions require an additional word of op-code called the extension word. Some extended instructions do not require an additional word and are noted in the instruction description. All addresses, indexes and immediate numbers have 20 -bit values, when preceded by the extension word.

There are two types of extension word:

- Register/register mode for Format-I instructions and register mode for Format-II instructions.
$\square$ Extension word for all other address mode combinations.


## Register Mode Extension Word

The register mode extension word is shown in Figure 4-25 and described in Table 4-11. An example is shown in Figure 4-27.

Figure 4-25. The Extension Word for Register Modes

| 15 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | 0

Table 4-11. Description of the Extension Word Bits for Register Mode

| Bit | Description |
| :---: | :---: |
| 15:11 | Extension word op-code. Op-codes 1800h to 1FFFh are extension words. |
| 10:9 | Reserved |
| ZC | Zero carry bit. |
|  | 0 : The executed instruction uses the status of the carry bit C . |
|  | 1: The executed instruction uses the carry bit as 0 . The carry bit will be defined by the result of the final operation after instruction execution. |
| \# | Repetition bit. |
|  | 0 : The number of instruction repetitions is set by extension-word bits 3:0. |
|  | 1: The number of instructions repetitions is defined by the value of the four LSBs of Rn . See description for bits 3:0. |
| A/L | Data length extension bit. Together with the $B / W$-bits of the following MSP430 instruction, the AL bit defines the used data length of the instruction. |
|  | A/L B/W Comment |
|  | 00 Reserved |
|  | $0 \quad 1 \quad 20$-bit address-word |
|  | 10 16-bit word |
|  | 11 8-bit byte |
| 5:4 | Reserved |
| 3:0 | Repetition Count. |
|  | \# = 0: These four bits set the repetition count n . These bits contain n -1. |
|  | \# = 1: These four bits define the CPU register whose bits 3:0 set the number of repetitions. R n.3:0 contain n-1. |

## Non-Register Mode Extension Word

The extension word for non-register modes is shown in Figure 4-26 and described in Table 4-12. An example is shown in Figure 4-28.

Figure 4-26. The Extension Word for Non-Register Modes

| 15 |  |  | 12 | 11 | 10 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 4-12.Description of the Extension Word Bits for Non-R egister Modes

| Bit | Description |
| :---: | :---: |
| 15:11 | Extension word op-code. Op-codes 1800 h to 1FFFh are extension words. |
| Source Bits 19:16 | The four MSBs of the 20-bit source. Depending on the source addressing mode, these four MSBs may belong to an immediate operand, an index or to an absolute address. |
| A/L | Data length extension bit. Together with the B/W-bits of the following MSP 430 instruction, the AL bit defines the used data length of the instruction. |
|  | A/L B/W Comment |
|  | 00 Reserved |
|  | 0120 bit address-word |
|  | 1016 bit word |
|  | 118 bit byte |
| 5:4 | Reserved |
| Destination Bits 19:16 | The four MSBs of the 20-bit destination. Depending on the destination addressing mode, these four MSBs may belong to an index or to an absolute address. |

Note: B/W and A/L Bit Settings for SWPBX and SXTX
The B/W and A/L bit settings for SWPBX and SXTX are:

| A/L | B/W |  |
| :---: | :---: | :--- |
| 0 | 0 | SWPBX.A, SXTX.A |
| 0 | 1 | n.a. |
| 1 | 0 | SWPB.W, SXTX.W |
| 1 | 1 | n.a. |

Figure 4-27. Example for an Extended Register/Register Instruction

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | 0

XORX.A RG,R8
1: Repetition count in bits 3:0


Figure 4-28. Example for an Extended Immediate/Indexed Instruction


XORX.A \#12345h, $45678 \mathrm{~h}($ R15)

| 18xx extension word |  |  | $X(R n)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 12345h | 01: Address word |  | S @ PC+ |
|  |  |  |  |  | $\checkmark$ |  |  |
| 0 | 00 | 1 | 1 | 1 | 0 |  | 4 |
| 14 (XOR) |  |  | 0 (PC) |  | 1 | 3 | 15 (R15) |
| Immediate operand LSBs: 2345h |  |  |  |  |  |  |  |
| Index destination LSBs: 5678h |  |  |  |  |  |  |  |

## Extended Double Operand (Format-I) Instructions

All twelve double-operand instructions have extended versions as listed in Table 4-13.

Table 4-13.Extended Double Operand Instructions

| Mnemonic | Operands | Operation | Status Bits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | N | Z | C |
| MOVX ( , B, A) | src, dst | src $\rightarrow$ dst | - | - | - | - |
| $\operatorname{ADDX}(, B, A)$ | src, dst | src + dst $\rightarrow$ dst | * | * | * | * |
| $\operatorname{ADDCX}(, B, A)$ | src, dst | $\mathrm{src}+\mathrm{dst}+\mathrm{C} \rightarrow \mathrm{dst}$ | * | * | * | * |
| $\operatorname{SUBX}(, B, A)$ | src, dst | dst + . not.src $+1 \rightarrow$ dst | * | * | * | * |
| $\operatorname{SUBCX}(, B, A)$ | src,dst | $\mathrm{dst}+$. not.src $+\mathrm{C} \rightarrow \mathrm{dst}$ | * | * | * | * |
| CMPX $(, B, A)$ | src, dst | dst - src | * | * | * | * |
| $\operatorname{DADDX}(, B, A)$ | src, dst | src $+\mathrm{dst}+\mathrm{C} \rightarrow$ dst (decimal) | * | * | * | * |
| $B \operatorname{TXX}(, B, A)$ | src, dst | src .and. dst | 0 | * | * | Z |
| $B \mid C X(, B, A)$ | src, dst | .not.src .and. dst $\rightarrow$ dst | - | - | - | - |
| $B \operatorname{SX} \times(, B, A)$ | src, dst | src .or. dst $\rightarrow$ dst | - | - | - | - |
| $\operatorname{XORX}(, B, A)$ | src, dst | sre .xor. dst $\rightarrow$ dst | * | * | * | Z |
| $\operatorname{ANDX}(, B, A)$ | src,dst | src .and. dst $\rightarrow$ dst | 0 | * | * | Z |

* The status bit is affected
- The status bit is not affected

0 The status bit is cleared
1 The status bit is set

The four possible addressing combinations for the extension word for format-l instructions are shown in Figure 4-29.

Figure 4-29. Extended Format-I Instruction Formats


| 0 | 0 | 0 | 1 | 1 | src.19:16 |  | A/L | 0 | 0 | dst.19:16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Op-code |  |  |  |  | SrC | Ad | B/W | As |  | dst |
| src.15:0 |  |  |  |  |  |  |  |  |  |  |
| dst.15:0 |  |  |  |  |  |  |  |  |  |  |

If the 20-bit address of a source or destination operand is located in memory, not in a CPU register, then two words are used for this operand as shown in Figure 4-30.

Figure 4-30. 20-Bit Addresses in Memory


## Extended Single Operand (Format-II) Instructions

Extended MSP430X Format-II instructions are listed in Table 4-14.
Table 4-14.Extended Single-Operand Instructions

| Mnemonic | Operands | Operation |  | Status Bits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | n | V | N | Z | C |
| CALLA | dst | Call indirect to subroutine (20-bit address) |  | - | - | - | - |
| POPM. A | \#n, Rdst | Pop n 20-bit registers from stack | 1-16 | - | - | - | - |
| POPM. W | \#n, Rdst | Pop n 16-bit registers from stack | 1-16 | - | - | - | - |
| PUSHM. A | \#n, Rsrc | Push n 20-bit registers to stack | 1-16 | - | - | - | - |
| PUSHM. W | \#n, Rsrc | Push n 16-bit registers to stack | 1-16 |  |  |  |  |
| PUSHX (. B, A $)$ | src | Push 8/16/20-bit source to stack |  | - | - | - | - |
| RRCM ( A) | \#n, Rdst | R otate right R dst $n$ bits through carry (16-/20-bit register) | 1-4 | 0 | * | * | * |
| RRUM ( A ) | \#n, Rdst | R otate right $R$ dst $n$ bits unsigned (16-/20-bit register) | 1-4 | 0 | * | * | * |
| RRAM ( A) | \#n, Rdst | R otate right Rdst n bits arithmetically (16-/20-bit register) | 1-4 | * | * | * | * |
| RLAM( A) | \#n, Rdst | Rotate left Rdst $n$ bits arithmetically (16-/20-bit register) | 1-4 | * | * | * | * |
| RRCX ( , B, A $)$ | dst | R otate right dst through carry (8-/16-/20-bit data) | 1 | 0 | * | * | * |
| $\operatorname{RRUX}(. B, A)$ | dst | R otate right dst unsigned (8-/16-/20-bit ) | 1 | 0 | * | * | * |
| $\operatorname{RRAX}(. B, A)$ | dst | R otate right dst arithmetically | 1 | * | * | * | * |
| SWPBX (, A) | dst | Exchange low byte with high byte | 1 | - | - | - | - |
| SXTX (,A) | Rdst | Bit7 $\rightarrow$ bit8 ... bit19 | 1 | 0 | * | * | * |
| SXTX (.A) | dst | Bit7 $\rightarrow$ bit8 ... MSB | 1 | 0 | * | * | * |

The three possible addressing mode combinations for format-II instructions are shown in Figure 4-31.

Figure 4-31. Extended Format-II Instruction Format

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | ZC | $\#$ | A/L | 0 | 0 | $n-1 / R n$ |  |
| Op-code |  |  |  |  |  |  |  |  |  | dst |  |  |  |



| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | A/L | 0 | 0 | dst.19:16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Op-code |  |  |  |  |  |  |  |  | B/W | x | 1 | dst |
| dst.15:0 |  |  |  |  |  |  |  |  |  |  |  |  |

## Extended Format II Instruction Format Exceptions

Exceptions for the Format II instruction formats are shown below.
Figure 4-32. PUSHM/POPM Instruction Format

| 15 | 8 | 4 |  |
| :---: | :---: | :---: | :---: |
| Op-code | $n-1$ | Rdst $n+1$ |  |

Figure 4-33. RRCM, RRAM, RRUM and RLAM Instruction Format

| 15 | 12 | $11 \quad 10$ | 9 |  | 4 | 3 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C |  | n-1 |  | Op-code |  |  | Rdst |  |

Figure 4-34. BRA Instruction Format


| C | \#imm/abs19:16 | Op-code | 0(PC) |
| :---: | :---: | :---: | :---: |
| \#imm15:0 / \&abs15:0 |  |  |  |


| C | Rsrc | Op-code | 0(PC) |
| :---: | :---: | :---: | :---: |
| index15:0 |  |  |  |

Figure 4-35. CALLA Instruction Format


| Op-code | \#imm/ix/abs19:16 |
| :--- | :--- |
| \#imm15:0 / index15:0 / \&abs15:0 |  |

## Extended Emulated Instructions

The extended instructions together with the constant generator form the extended Emulated instructions. Table 4-15 lists the E mulated instructions.

Table 4-15.Extended Emulated Instructions

| Instruction | Explanation | Emulation |
| :---: | :---: | :---: |
| ADCX (. B, A) dst | Add carry to dst | ADDCX ( B, A) \#0, dst |
| BRA dst | Branch indirect dst | MOVA dst, PC |
| RETA | Return from subroutine | MOVA @SP+, PC |
| CLRA Rdst | Clear R dst | MOV \#0,Rdst |
|  | Clear dst | $\operatorname{MOVX}(., B, A) ~ \# 0, d s t$ |
| $\operatorname{DADCX}(. B, A) \mathrm{dst}$ | Add carry to dst decimally | $\operatorname{DADDX}(. \mathrm{B}, \mathrm{A})$ \# $0, \mathrm{dst}$ |
| DECX (. B, A) dst | Decrement dst by 1 | SUBX (. B, A) \#1, dst |
| DECDA Rdst | Decrement dst by 2 | SUBA \#2, Rdst |
| DECDX (. B, A $)$ dst | Decrement dst by 2 | SUBX (. B, A) \#2, dst |
| I NCX (. B, A A dst | Increment dst by 1 | ADDX( $, \mathrm{B}, \mathrm{A})$ \#1, dst |
| I NCDA Rdst | Increment R dst by 2 | ADDA \#2, Rdst |
| I NCDX (. B, A A dst | Increment dst by 2 | ADDX (, B, A A \#2, dst |
|  | Invert dst | XORX $(. B, A) \#-1, d s t$ |
| RLAX (. B, A A dst | Shift left dst arithmetically | $\operatorname{ADDX}(., B, A) d s t, d s t$ |
| RLCX (, B, A) dst | Shift left dst logically through carry | $\operatorname{ADDCX}(., B, A) d s t, d s t$ |
| SBCX (, B, A) dst | Subtract carry from dst | SUBCX( ${ }^{\text {a }}$, A) \#0,dst |
| TSTA Rdst | Test Rdst (compare with 0) | CMPA \#O,Rdst |
| TSTX (. B, A) dst | Test dst (compare with 0) | CMPX( , B, A) \#0, dst |
| POPX dst | Pop to dst | $\operatorname{MOVX}(\mathrm{B}, \mathrm{A}) @$ P $\mathrm{P}+\mathrm{dst}$ |

## MS P430X Address Instructions

MSP 430X address instructions are instructions that support 20-bit operands but have restricted addressing modes. The addressing modes are restricted to the register mode and the Immediate mode, except for the MOVA instruction as listed in Table 4-16. Restricting the addressing modes removes the need for the additional extension-word op-code improving code density and execution time. Address instructions should be used any time an MSP430X instruction is needed with the corresponding restricted addressing mode.

Table 4-16.Address Instructions, Operate on 20-bit Registers Data

| Mnemonic | Operands | Operation | Status Bits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | N | Z | C |
| ADDA | Rs re, Rdst \#imm20,Rdst | Add source to destination register | * | * | * | * |
| MOVA | Rsrc, Rdst | Move source to destination | - | - | - | - |
|  | \#i mm20,Rdst |  |  |  |  |  |
|  | z16(Rsrc), Rdst |  |  |  |  |  |
|  | EDE, Rdst |  |  |  |  |  |
|  | \&abs 20, Rdst |  |  |  |  |  |
|  | @Rsrc, Rdst |  |  |  |  |  |
|  | @Rsrct, Rdst |  |  |  |  |  |
|  | Rsrc,z16(Rdst) |  |  |  |  |  |
|  | Rsrc, \&abs 20 |  |  |  |  |  |
| CMP A | Rsrc, Rdst <br> \#i mm20,Rdst | Compare source to destination register | * | * | * | * |
| SUBA | Rsrc, Rdst \#i mm20,Rdst | Subtract source from destination register | * | * | * | * |

## MSP430X Instruction Execution

The number of CPU clock cycles required for an MSP430X instruction depends on the instruction format and the addressing modes used - not the instruction itself. The number of clock cycles refers to MCLK.

## MSP430X Format-II (Single-Operand) Instruction Cycles and Lengths

Table 4-17 lists the length and the CPU cycles for all addressing modes of the MSP430X extended single-operand instructions.

Table 4-17.MSP 430X Format II Instruction Cycles and Length

|  | Execution Cycles/Length of Instruction (Words) |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | Rn | @Rn | @Rn+ | \#N | X(Rn) | EDE | \&EDE |
| RRAM | $\mathrm{n} / 1$ | - | - | - | - | - | - |
| RRCM | $\mathrm{n} / 1$ | - | - | - | - | - | - |
| RRUM | $\mathrm{n} / 1$ | - | - | - | - | - | - |
| RLAM | $\mathrm{n} / 1$ | - | - | - | - | - | - |
| PUSHM | $2+\mathrm{n} / 1$ | - | - | - | - | - | - |
| PUSHM.A | $2+2 \mathrm{n} / 1$ | - | - | - | - | - | - |
| POPM | $2+\mathrm{n} / 1$ | - | - | - | - | - | - |
| POPM.A | $2+2 \mathrm{n} / 1$ | - | - | - | - | - | - |
| CALLA | $4 / 1$ | $5 / 1$ | $5 / 1$ | $4 / 2$ | $6 \dagger / 2$ | $6 / 2$ | $6 / 2$ |
| RRAX(.B) | $1+\mathrm{n} / 2$ | $4 / 2$ | $4 / 2$ | - | $5 / 3$ | $5 / 3$ | $5 / 3$ |
| RRAX.A | $1+\mathrm{n} / 2$ | $6 / 2$ | $6 / 2$ | - | $7 / 3$ | $7 / 3$ | $7 / 3$ |
| RRCX(B) | $1+\mathrm{n} / 2$ | $4 / 2$ | $4 / 2$ | - | $5 / 3$ | $5 / 3$ | $5 / 3$ |
| RRCX.A | $1+\mathrm{n} / 2$ | $6 / 2$ | $6 / 2$ | - | $7 / 3$ | $7 / 3$ | $7 / 3$ |
| PUSHX(.B) | $4 / 2$ | $4 / 2$ | $4 / 2$ | $4 / 3$ | $5 \dagger / 3$ | $5 / 3$ | $5 / 3$ |
| PUSHX.A | $5 / 2$ | $6 / 2$ | $6 / 2$ | $6 / 3$ | $7 \dagger / 3$ | $7 / 3$ | $7 / 3$ |
| POPX(.B) | $3 / 2$ | - | - | - | $5 / 3$ | $5 / 3$ | $5 / 3$ |
| POPX.A | $4 / 2$ | - | - | - | $7 / 3$ | $7 / 3$ | $7 / 3$ |
| FAdd one Cycle when Rn $=$ SP. |  |  |  |  |  |  |  |

MSP430X Format-I (Double-Operand) Instruction Cycles and Lengths
Table 4-18 lists the length and CPU cycles for all addressing modes of the MSP430X extended format-I instructions.

Table 4-18.MSP 430X F ormat-I Instruction Cycles and Length

| Addressing Mode |  | No. of Cycles |  | Length of Instruction .B/.W/.A | Examples |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Source | Destination | .B/.W | . ${ }^{\text {A }}$ |  |  |
| Rn | R m ${ }^{\dagger}$ | 2 | 2 | 2 | BITX.B R 5,R8 |
|  | PC | 3 | 3 | 2 | ADDX R 9, PC |
|  | X(Rm) | $5^{\ddagger}$ | $7{ }^{8}$ | 3 | ANDX.A R 5,4(R6) |
|  | EDE | $5^{\ddagger}$ | 78 | 3 | XORX R 8,EDE |
|  | \&EDE | $5^{\ddagger}$ | 78 | 3 | BITX.W R $5, \& E D E$ |
| @ Rn | Rm | 3 | 4 | 2 | BITX @ R 5,R 8 |
|  | PC | 3 | 4 | 2 | ADDX @ R9,PC |
|  | X (Rm) | $6^{\ddagger}$ | 98 | 3 | ANDX.A @ R5,4(R6) |
|  | EDE | $6^{\ddagger}$ | 98 | 3 | XORX @ R8,EDE |
|  | \&EDE | $6^{\ddagger}$ | $9 §$ | 3 | BITX.B @ R 5, \&EDE |
| @ R $\mathrm{n}+$ | Rm | 3 | 4 | 2 | BITX @ R 5 +,R8 |
|  | PC | 4 | 5 | 2 | ADDX.A @ R9+,PC |
|  | X Rm ) | $6^{\ddagger}$ | $9 \S$ | 3 | ANDX @ R 5 +,4(R6) |
|  | EDE | $6^{\ddagger}$ | 98 | 3 | XORX.B @ R8+,EDE |
|  | \&EDE | $6^{\ddagger}$ | 98 | 3 | BITX @ R 5 +,\&EDE |
| \#N | Rm | 3 | 3 | 3 | BITX \#20,R8 |
|  | PCI | 4 | 4 | 3 | ADDX.A \#FE000h, PC |
|  | X (Rm) | $6^{\ddagger}$ | $8{ }^{\text {§ }}$ | 4 | ANDX \#1234,4(R6) |
|  | EDE | $6^{\ddagger}$ | $8^{\S}$ | 4 | XORX \#A5A5h, EDE |
|  | \&EDE | $6^{\ddagger}$ | $8^{\S}$ | 4 | BITX.B \#12,\&EDE |
| $X(R n)$ | Rm | 4 | 5 | 3 | BITX 2(R5),R8 |
|  | PC ${ }^{\text {I }}$ | 5 | 6 | 3 | SUBX.A 2(R6),PC |
|  | X(Rm) | $7 \ddagger$ | $10^{\S}$ | 4 | ANDX 4(R7),4(R6) |
|  | EDE | $7 \ddagger$ | $10^{8}$ | 4 | XORX.B 2(R6),EDE |
|  | \&EDE | $7 \ddagger$ | $10^{8}$ | 4 | BITX 8(SP), \&EDE |
| EDE | Rm | 4 | 5 | 3 | BITX.B EDE,R8 |
|  | PC ${ }^{\text {I }}$ | 5 | 6 | 3 | ADDX.A EDE, PC |
|  | X (Rm) | $7 \ddagger$ | $10^{5}$ | 4 | ANDX EDE,4(R6) |
|  | EDE | $7 \ddagger$ | $10^{8}$ | 4 | ANDX EDE,TONI |
|  | \&TONI | $7 \ddagger$ | $10^{5}$ | 4 | BITX EDE,\&TONI |
| \&EDE | Rm | 4 | 5 | 3 | BITX \& ${ }^{\text {B }}$ DE,R8 |
|  | PC ${ }^{\text {I }}$ | 5 | 6 | 3 | ADDX.A \&EDE, PC |
|  | X (Rm) | $7 \ddagger$ | $10^{5}$ | 4 | ANDX.B \& DE, 4(R6) |
|  | TONI | $7 \ddagger$ | $10^{8}$ | 4 | XORX \&EDE,TONI |
|  | \&TONI | $7 \ddagger$ | $10^{\text {§ }}$ | 4 | BITX \&EDE, \&TONI |

[^1]
## MSP430X Address Instruction Cycles and Lengths

Table 4-19 lists the length and the CPU cycles for all addressing modes of the MSP 430X address instructions.

Table 4-19.Address Instruction Cycles and Length

| Addressing Mode |  | Execution Time MCLK Cycles |  | Length of Instruction (Words) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Source | Destination | MOVA BRA | $\begin{aligned} & \text { CMPA } \\ & \text { ADDA } \\ & \text { SUBA } \end{aligned}$ | MOVA | $\begin{aligned} & \text { CMPA } \\ & \text { ADDA } \\ & \text { SUBA } \end{aligned}$ | Example |
| Rn | Rn | 1 | 1 | 1 | 1 | CMPA R5,R8 |
|  | PC | 2 | 2 | 1 | 1 | SUBA R9,PC |
|  | $x(\mathrm{Rm})$ | 4 | - | 2 | - | MOVA R5,4(R6) |
|  | EDE | 4 | - | 2 | - | MOVA R8,EDE |
|  | \&EDE | 4 | - | 2 | - | MOVA R5,\&EDE |
| @ Rn | Rm | 3 | - | 1 | - | MOVA @ R5,R8 |
|  | PC | 3 | - | 1 | - | MOVA @ R9,PC |
| @ R n+ | Rm | 3 | - | 1 | - | MOVA @ R 5 +,R8 |
|  | PC | 3 | - | 1 | - | MOVA @ R9+,PC |
| \#N | Rm | 2 | 3 | 2 | 2 | CMPA \#20,R8 |
|  | PC | 3 | 3 | 2 | 2 | SUBA \#FE000h,PC |
| $x(\mathrm{Rn})$ | Rm | 4 | - | 2 | - | MOVA 2(R5),R8 |
|  | PC | 4 | - | 2 | - | MOVA 2(R6),PC |
| EDE | Rm | 4 | - | 2 | - | MOVA EDE,R8 |
|  | PC | 4 | - | 2 | - | MOVA EDE,PC |
| \&EDE | Rm | 4 | - | 2 | - | MOVA \& ${ }^{\text {dede,R } 8}$ |
|  | PC | 4 | - | 2 | - |  |

### 4.6 Instruction Set Description

The instruction map of the MSP430X shows all available instructions:

|  | 000 | 040 | 080 | OCO | 100 | 140 | 180 | 1 Co | 200 | 240 | 280 | 2 CO | 300 | 340 | 380 | 3 C 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0xxx | MOVA, CMPA, ADDA, SUBA, RRCM, RRAM, RLAM, RRUM |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 10xx | RRC | RRC.B | SWPB |  | RRA | RRA.B | SXT |  | PUSH | PUSH.B | CALL |  | RETI | CALLA |  |  |
| 14xx | PUSHM.A, POPM.A, PUSHM.W, POPM.W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $18 x x$ $10 x$ | Extension Word For Format I and Format II Instructions |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 20xx | JNE/J NZ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 24xx | JEQ/JZ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 28xx | J NC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2Cxx | JC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 30xx | J N |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $34 x x$ | JGE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $38 x x$ | JL |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 Cxx | J MP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 xxx | MOV, MOV.B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $5 x x x$ | ADD, ADD.B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6xxx | ADDC, ADDC.B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7xxx | SUBC, SUBC.B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 xxx | SUB, SUB.B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 xxx | CMP, CMP.B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Axxx | DADD, DADD.B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Bxxx | BIT, BIT.B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Cxxx | BIC, BIC.B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Dxxx | BIS, BIS.B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Exxx | XOR, XOR.B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Fxxx | AND, AND.B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

### 4.6.1 Extended Instruction Binary Descriptions

Detailed MSP 430X instruction binary descriptions are shown below.

| Instruction | Instruction Group |  |  |  | $\begin{gathered} \text { src or } \\ \text { data.19:16 } \end{gathered}$ | Instruction Identifier |  |  |  | dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 |  | 121 |  | 18 | 7 |  |  | 4 | 30 |  |
| MOVA | 0 | 0 | 0 | 0 | src | 0 | 0 | 0 | 0 | dst | $\begin{aligned} & \text { MOVA @Rsrc,Rdst } \\ & \text { MOVA @Rsrct,Rdst } \\ & \text { MOVA \&abs20,Rdst } \end{aligned}$ |
|  | 0 | 0 | 0 | 0 | src | 0 | 0 | 0 | 1 | dst |  |
|  | 0 | 0 | 0 | 0 | \&abs.19:16 | 0 | 0 | 1 | 0 | dst |  |
|  | \&abs.15:0 |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 0 | 0 | 0 | src | 0 | 0 | 1 | 1 | dst | MOVA $x$ (Rsrc),Rdst <br> $\pm 15$-bit index x <br> MOVA Rsrc,\&abs20 |
|  | x.15:0 |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 0 | 0 | 0 | src | 0 | 1 | 1 | 0 | \&abs.19:16 |  |
|  | \&abs.15:0 |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 0 | 0 | 0 | src | 0 | 1 | 1 | 1 | dst | MOVA Rscrc, X(Rdst) |
|  | x.15:0 |  |  |  |  |  |  |  |  |  | $\pm 15$-bit index $x$ |
|  | 0 | 0 | 0 | 0 | imm.19:16 | 1 | 0 | 0 | 0 | dst | MOVA \#imm20,Rdst |
|  | imm.15:0 |  |  |  |  |  |  |  |  |  |  |
| CMPA | 0 | 0 | 0 | 0 | imm.19:16 | 1 | 0 | 0 | 1 | dst | CMPA \#mm20,Rdst |
|  | imm.15:0 |  |  |  |  |  |  |  |  |  |  |
| ADDA | 0 | 0 | 0 | 0 | imm.19:16 | 1 | 0 | 1 | 0 | dst | ADDA \#mm20,Rdst |
|  | imm.15:0 |  |  |  |  |  |  |  |  |  |  |
| SUBA | 0 | 0 | 0 | 0 | imm.19:16 | 1 | 0 | 1 | 1 | dst | SUBA \#mm20,Rdst |
|  | imm.15:0 |  |  |  |  |  |  |  |  |  |  |
| MOVA | 0 | 0 | 0 | 0 | src | 1 | 1 | 0 | 0 | dst | MOVA Rsrc,Rdst |
| CMPA | 0 | 0 | 0 | 0 | src | 1 | 1 | 0 | 1 | dst | CMPA R src,Rdst |
| ADDA | 0 | 0 | 0 | 0 | src | 1 | 1 | 1 | 0 | dst | ADDA Rsrc,Rdst |
| SUBA | 0 | 0 | 0 | 0 | src | 1 | 1 | 1 | 1 | dst | SUBA Rsrc,Rdst |



| Instruction | Instruction Identifier |  |  |  |  |  |  |  |  |  |  |  |  |  | dst |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 |  | 12 |  | 11 |  | 8 |  |  | 7 | 6 |  | 5 | 4 | 3 |  | 0 |  |  |
| RETI | 0 | 0 | 0 | 1 | 0 | 0 |  |  | 1 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |  |
| CALLA | 0 | 0 | 0 | 1 | 0 | 0 |  |  | 1 | 0 | 1 |  | 0 | 0 |  | ds | st |  | CALLA Rdst |
|  | 0 | 0 | 0 | 1 | 0 | 0 |  |  | 1 | 0 | 1 |  | 0 | 1 |  | ds | st |  | CALLA x (Rdst) |
|  | x.15:0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 0 | 0 | 1 | 0 | 0 |  |  | 1 | 0 | 1 |  | 1 | 0 |  | d | st |  | CALLA @ Rdst |
|  | 0 | 0 | 0 | 1 | 0 | 0 |  |  | 1 | 0 | 1 |  | 1 | 1 |  | ds | st |  | CALLA @ Rdst+ |
|  | 0 | 0 | 0 | 1 | 0 | 0 |  |  | 1 | 1 | 0 |  | 0 | 0 |  | abs. | 19:1 |  | CALLA \&abs20 |
|  | \&abs.15:0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 0 | 0 | 1 | 0 | 0 |  |  | 1 | 1 | 0 |  | 0 | 1 |  | x. 19 | 9:16 |  | CALLA EDE |
|  | x.15:0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CALLA X PC ) |
|  | 0 | 0 | 0 | 1 | 0 | 0 |  |  | 1 | 1 | 0 |  | 1 | 1 |  | mm. | 19:1 |  | CALLA \#mm20 |
|  | imm.15:0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reserved | 0 | 0 | 0 | 1 | 0 | 0 |  |  | 1 | 1 | 0 |  | 1 | 0 | $x$ | $x$ | $x$ | $x$ |  |
| Reserved | 0 | 0 | 0 | 1 | 0 | 0 |  |  | 1 | 1 | 1 | $1 \times$ | x | x | x | x | X | x |  |
| PUSHM.A | 0 | 0 | 0 | 1 | 0 | 1 |  |  | 0 |  |  | n-1 |  |  |  |  | st |  | PUSHM.A \#n,Rdst |
| PUSHM.W | 0 | 0 | 0 | 1 | 0 | 1 |  |  | 1 |  |  | n-1 |  |  |  |  | st |  | PUSHM.W \#n,Rdst |
| POPM.A | 0 | 0 | 0 | 1 | 0 | 1 |  |  | 0 |  |  | n-1 |  |  |  | dst- | - +1 |  | POPM.A \#n,Rdst |
| POPM.W | 0 | 0 | 0 | 1 | 0 | 1 |  |  | 1 |  |  | n-1 |  |  |  | dst- | -n+1 |  | POPM.W \#n,Rdst |

### 4.6.2 MS P430 Instructions

The MSP430 instructions are listed and described on the following pages.

| * ADC[.W] | Add carry to destination |
| :---: | :---: |
| * ADC.B | Add carry to destination |
| Syntax | ADC dst or ADC.W dst ADC.B dst |
| Operation | dst + C ->dst |
| Emulation | ADDC \#0,dst |
|  | ADDC.B \#0,dst |
| Description | The carry bit (C) is added to the destination operand. The previous contents of the destination are lost. |
| Status Bits | $N$ : Set if result is negative, reset if positive <br> Z: Set if result is zero, reset otherwise <br> C: Set if dst was incremented from OFFFFh to 0000, reset otherwise Set if dst was incremented from OFFh to 00, reset otherwise <br> V: Set if an arithmetic overflow occurs, otherwise reset |
|  |  |
|  |  |
|  |  |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | The 16 -bit counter pointed to by R13 is added to a 32 -bit counter pointed to by R12. |
|  | ADD @ ${ }^{\text {a }}$ (3,0(R12) ; Add LSDs |
|  | ADC 2(R12) ; Add carry to MSD |
| Example | The 8 -bit counter pointed to by R13 is added to a 16 -bit counter pointed to by R12. |
|  | ADD.B @ ${ }^{\text {B }}$ (3,0(R12) ; Add LSDs |
|  | ADC.B 1(R12) ; Add carry to MS D |


| ADD[.W] | Add source word to destination word |
| :---: | :---: |
| ADD.B | Add source byte to destination byte |
| Syntax | ADD src,dst or <br> ADD.B src,dst |
| Operation | src $+\mathrm{dst} \rightarrow \mathrm{dst}$ |
| Description | The source operand is added to the destination operand. The previous content of the destination is lost. |
| Status Bits | $N$ : Set if result is negative (MSB $=1$ ), reset if positive ( $M S B=0$ ) <br> Z: $\quad$ Set if result is zero, reset otherwise <br> C: Set if there is a carry from the MSB of the result, reset otherwise <br> V : Set if the result of two positive operands is negative, or if the result of two negative numbers is positive, reset otherwise. |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | Ten is added to the 16-bit counter CNTR located in lower 64 K . |
|  | ADD.W \#10,\&CNTR ; Add 10 to 16-bit counter |
| Example | A table word pointed to by R5 (20-bit address in R5) is added to R6. The jump to label TONI is performed on a carry. |
|  | ADD.W @ R5,R6 ; Add table word to R6. R6.19:16 = 0 |
|  | JC TONI ; ump if carry |
|  | ; No carry |
| Example | A table byte pointed to by R5 (20-bit address) is added to R6. The jump to label TONI is performed if no carry occurs. The table pointer is auto-incremented by $\text { 1. } R 6 \cdot 19: 8=0$ |
|  | ADD.B @ R5+,R6 ; Add byte to R6. R 5 + 1. R 6: 000xxh |
|  | JNC TONI ; J ump if no carry |
|  | ; Carry occurred |

## ADDC[.W] ADDC.B

## Syntax

Operation
Description

## Status Bits

## Mode Bits

## Example

Example

## Example

Add source word and carry to destination word Add source byte and carry to destination byte

ADDC src,dst or ADDC.W src,dst
ADDC.B src,dst
$\mathrm{src}+\mathrm{dst}+\mathrm{C} \rightarrow \mathrm{dst}$
The source operand and the carry bit C are added to the destination operand.
The previous content of the destination is lost.
$\mathrm{N}: \quad$ Set if result is negative $(\mathrm{MSB}=1)$, reset if positive $(\mathrm{MSB}=0)$
Z: $\quad$ Set if result is zero, reset otherwise
C: Set if there is a carry from the MSB of the result, reset otherwise
V: Set if the result of two positive operands is negative, or if the result of two negative numbers is positive, reset otherwise.

OSCOFF, CPUOFF, and GIE are not affected.
Constant value 15 and the carry of the previous instruction are added to the 16-bit counter CNTR located in lower 64 K .

ADDC.W \#15,\&CNTR ; Add $15+$ C to 16-bit CNTR
A table word pointed to by R5 (20-bit address) and the carry C are added to R6. The jump to label TONI is performed on a carry. R6.19:16 = 0

| ADDC.W | @R5,R6 | ; Add table word + C to R6 |
| :--- | :--- | :--- |
| JC | TONI | ; J ump if carry |
| $\ldots$ |  | ; No carry |

A table byte pointed to by R5 (20-bit address) and the carry bit C are added to R6. The jump to label TONI is performed if no carry occurs. The table pointer is auto-incremented by 1. R6.19:8 $=0$

| ADDC.B | @R5+,R6 | ; Add table byte + C to R6. R5 + 1 |
| :--- | :--- | :--- |
| JNC | TONI | ; J ump if no carry |
| $\ldots$ |  | ; Carry occurred |


| AND[.W] | Logical AND of source word with destination word |
| :---: | :---: |
| AND.B | Logical AND of source byte with destination byte |
| Syntax | AND src,dst or AND.W src,dst <br> AND.B src,dst |
| Operation | src .and. dst $\rightarrow$ dst |
| Description | The source operand and the destination operand are logically ANDed. The result is placed into the destination. The source operand is not affected. |
| Status Bits | $N$ : $\quad$ Set if result is negative ( $M S B=1$ ), reset if positive ( $M S B=0$ ) |
|  | Z: Set if result is zero, reset otherwise |
|  | C: Set if the result is not zero, reset otherwise. $C=(. n o t . Z)$ |
|  | V: Reset |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | The bits set in R5 (16-bit data) are used as a mask (AA55h) for the word TOM located in the lower 64 K . If the result is zero, a branch is taken to label TONI. R $5.19: 16=0$ |
|  | MOV \#AA55h,R5 ; Load 16-bit mask to R5 |
|  | AND R5,\&TOM ; TOM .and. R5-> TOM |
|  | JZ TONI ; Jump if result 0 |
|  | ; Result > 0 |
|  | or shorter: |
|  | AND \#AA55h,\&TOM ; TOM .and. AA55h -> TOM |
|  | JZ TONI ; Jump if result 0 |
| Example | A table byte pointed to by R5 (20-bit address) is logically ANDed with R6. R5 is incremented by 1 after the fetching of the byte. R6.19:8 $=0$ |

AND.B @ R5+,R6
; AND table byte with R 6. R 5 + 1

| BIC[.W] | Clear bits set in source word in destination word |
| :---: | :---: |
| BIC.B | Clear bits set in source byte in destination byte |
| Syntax | BIC src,dst or BIC.W <br> BIC,BIC src,dst  |
| Operation | (.not. src) .and. dst $\rightarrow$ dst |
| Description | The inverted source operand and the destination operand are logically ANDed. The result is placed into the destination. The source operand is not affected. |
| Status Bits | N: Not affected <br> Z: Not affected <br> C: Not affected <br> V: Not affected |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | The bits 15:14 of R5 (16-bit data) are cleared. R 5.19:16 $=0$ |
|  | BIC \#OC000h,R5 ; Clear R 5.19:14 bits |
| Example | A table word pointed to by R5 (20-bit address) is used to clear bits in R7. R 7.19:16 = 0 |
|  | BIC.W @ R 5,R7 ; Clear bits in R7 set in @ R 5 |
| Example | A table byte pointed to by R5 (20-bit address) is used to clear bits in Port1. |
|  | BIC.B @ R 5,\&P10UT ; Clear I/O port P1 bits set in @ R 5 |

Syntax

Operation
Description

## Status Bits

Mode Bits
Example

Example

Example

BIS[.W]
BIS.B

Set bits set in source word in destination word
Set bits set in source byte in destination byte

## BIS src,dst or BIS.W src,dst

BIS.B src,dst
src .or. dst $\rightarrow$ dst
The source operand and the destination operand are logically ORed. The result is placed into the destination. The source operand is not affected.

N: Not affected
Z: Not affected
C: Not affected
V: Not affected
OSCOFF, CPUOFF, and GIE are not affected.
Bits 15 and 13 of R5 (16-bit data) are set to one. R 5.19:16 $=0$

BIS \#A000h,R5 ; Set R5 bits
A table word pointed to by R5 (20-bit address) is used to set bits in R7. R7.19:16 = 0

BIS.W @ R5,R7 ; Set bits in R7
A table byte pointed to by R5 (20-bit address) is used to set bits in Port1. R5 is incremented by 1 afterwards.

BIS.B @ R5+,\&P10UT ; Set I/O port P1 bits. R5 + 1

| BIT[.W] | Test bits set in source word in destination word |
| :---: | :---: |
| BIT.B | Test bits set in source byte in destination byte |
| Syntax | BIT $\mathrm{src}, \mathrm{dst}$ or <br> BIT.B $\mathrm{src}, \mathrm{dst} . W$ |
| Operation | src .and. dst |
| Description | The source operand and the destination operand are logically ANDed. The result affects only the status bits in SR. <br> Register Mode: the register bits Rdst.19:16 (.W) resp. Rdst. 19:8 (.B) are not cleared! |
| Status Bits | $N$ : $\quad$ Set if result is negative ( $M S B=1$ ), reset if positive ( $M S B=0$ ) <br> Z: Set if result is zero, reset otherwise <br> C: $\quad$ Set if the result is not zero, reset otherwise. $C=(. n o t . Z)$ <br> V: Reset |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | Test if one - or both - of bits 15 and 14 of R5 (16-bit data) is set. J ump to label TONI if this is the case. R5.19:16 are not affected. |
|  | BIT \#C000h,R5 ; Test R 5.15:14 bits |
|  | J NZ TONI ; At least one bit is set in R5 |
|  | ; Both bits are reset |
| Example | A table word pointed to by R5 (20-bit address) is used to test bits in R7. Jump to label TONI if at least one bit is set. R7.19:16 are not affected. |
|  | BIT.W @ R5,R7 ; Test bits in R 7 |
|  | JC TONI ; At least one bit is set |
|  | ; Both are reset |
| Example | A table byte pointed to by R5 (20-bit address) is used to test bits in output Port1. J ump to label TONI if no bit is set. The next table byte is addressed. |
|  | BIT.B @ R 5 +,\&P10UT ; Test I/O port P1 bits. R $5+1$ |
|  | JNC TONI ; No corresponding bit is set |
|  | ; At least one bit is set |

Syntax

Operation
Description

Mode Bits

## Example

Example

## Example

$N$ : $\quad$ Set if result is negative ( $M S B=1$ ), reset if positive ( $M S B=0$ )
Z: $\quad$ Set if result is zero, reset otherwise
C: $\quad$ Set if the result is not zero, reset otherwise. $C=(. n o t . Z)$
V: Reset
OSCOFF, CPUOFF, and GIE are not affected.
Test if one - or both - of bits 15 and 14 of R 5 ( 16 -bit data) is set. J ump to label TONI if this is the case. R5.19:16 are not affected.

JC TONI ; At least one bit is set
; Both are reset
A table byte pointed to by R5 (20-bit address) is used to test bits in output Port1. J ump to label TONI if no bit is set. The next table byte is addressed.

BIT.B @R5+,\&P10UT ; Test I/O port P1 bits. R $5+1$
JNC TONI ; No corresponding bit is set
; At least one bit is set
*BR, BRANCH

Operation
Emulation
Description

Status Bits
Example

## Syntax

Branch to destination in lower 64K address space
BR
dst
dst -> PC
MOV dst,PC
An unconditional branch is taken to an address anywhere in the lower 64 K address space. All source addressing modes can be used. The branch instruction is a word instruction.
Status bits are not affected.
Examples for all addressing modes are given.
BR \#EXEC ;Branch to label EXEC or direct branch (e.g. \#OA4h)
; Core instruction MOV @ PC+,PC
$B R \quad$ EXEC ; Branch to the address contained in EXEC
; Core instruction MOV X(PC),PC
; Indirect address
BR \&EXEC ; Branch to the address contained in absolute
; address EXEC
; Core instruction MOV X(0),PC
; Indirect address
BR R5 ; Branch to the address contained in R5
; Core instruction MOV R5,PC
; Indirect R5
BR @ R5 ; Branch to the address contained in the word ; pointed to by R5.
; Core instruction MOV @ R5,PC
; Indirect, indirect R5
BR @ R5+ ; Branch to the address contained in the word pointed
; to by R5 and increment pointer in R5 afterwards.
; The next time-S/W flow uses R 5 pointer-it can
; alter program execution due to access to
; next address in a table pointed to by R5
; Core instruction MOV @ R5,PC
; Indirect, indirect R 5 with autoincrement
BR $\quad X(R 5) \quad$; Branch to the address contained in the address
; pointed to by R5 + X (e.g. table with address
; starting at $X$ ). $X$ can be an address or a label
; Core instruction MOV X(R5),PC
; Indirect, indirect R5 + X
CALL Call a Subroutine in lower 64 K
SyntaxOperation
Description
Status Bits
Not affected
Not affected
CALL ..... dst
dst $\rightarrow$ tmp 16 -bit dst is evaluated and stored
SP - $2 \rightarrow$ SP
PC $\rightarrow$ @SP updated PC with return address to TOS$t m p \rightarrow P C$ saved 16-bit dst to PCA subroutine call is made from an address in the lower 64 K to a subroutineaddress in the lower 64 K . All seven source addressing modes can be used.The call instruction is a word instruction. The return is made with the RETinstruction.
PC.19:16: Cleared (address in lower 64 K)
Mode Bits OSCOFF, CPUOFF, and GIE are not affected.
Examples
Examples for all addressing modes are given.
Immediate Mode: Call a subroutine at label EXEC (lower 64 K ) or call directlyto address.
CALL \#EXEC ; Start address EXEC
CALL \#OAA04h ; Start address 0AA04hSymbolic Mode: Call a subroutine at the 16 -bit address contained in addressEXEC. EXEC is located at the address ( $P C+X$ ) where $X$ is within $P C \pm 32 K$.
CALL EXEC ; Start address at @ EXEC. z16(PC)
Absolute Mode: Call a subroutine at the 16 -bit address contained in absoluteaddress EXEC in the lower 64 K .
CALL \&EXEC ; Start address at @ EXEC
Register Mode: Call a subroutine at the 16 -bit address contained in registerR5.15:0.
CALL R5 ; Start address at R5
Indirect Mode: Call a subroutine at the 16 -bit address contained in the wordpointed to by register R5 (20-bit address).
CALL @R5 ; Start address at @ R5

* CLR[.W]
*CLR.B
Clear destination
Clear destination
Syntax CLR ..... dstCLR.Bdst
Operation 0 -> dst
Emulation ..... MOV \#0,dstMOV.B \#0,dst
Description The destination operand is cleared.
Status Bits Status bits are not affected.
Example RAM word TONI is cleared.
CLR TONI ..... ; 0 ->TONI
Example Register R5 is cleared.
CLR ..... R5
Example RAM byte TONI is cleared.
CLR.B TONI ..... ; 0 ->TONI

| * CLRC | Clear carry bit |
| :---: | :---: |
| Syntax | CLRC |
| Operation | $0 \rightarrow \mathrm{C}$ |
| Emulation | BIC \#1,SR |
| Description | The carry bit (C) is cleared. The clear carry instruction is a word instruction. |
| Status Bits | $N$ : Notaffected |
|  | Z: Not affected |
|  | C: Cleared |
|  | $V$ : Not affected |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | The 16 -bit decimal counter pointed to by R13 is added to a 32-bit counter pointed to by R 12 . |
|  | CLRC $\quad$; $=0$ : defines start |
|  | DADD @ R13,0(R12) ; add 16-bit counter to low word of 32-bit counter |
|  | DADC 2(R12) ; add carry to high word of 32-bit counter |


| * CLRN | Clear negative bit |
| :---: | :---: |
| Syntax | CLRN |
| Operation | $0 \rightarrow \mathrm{~N}$ |
|  | or <br> (.NOT.src .AND. dst -> dst) |
| Emulation | BIC \#4,SR |
| Description | The constant 04 h is inverted ( 0 FFFBh) and is logically ANDed with the destination operand. The result is placed into the destination. The clear negative bit instruction is a word instruction. |
| Status Bits | $\mathrm{N}:$ Reset to 0 |
|  | Z: Not affected |
|  | C: Not affected |
|  | V: Not affected |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | The Negative bit in the status register is cleared. This avoids special treatment with negative numbers of the subroutine called. |
|  | CLRN |
|  | CALL SUBR |
|  | ...... |
| SUBR | JN SUBRET ; If input is negative: do nothing and return |
|  | ...... Sur |
|  | ...... |
|  | RET |
| SUBRET | RET |


| *CLRZ | Clear zero bit |
| :--- | :--- |
| Syntax | CLRZ |
| Operation | $0 \rightarrow$ Z <br> or <br> (.NOT.src .AND. dst -> dst) |
|  | BIC \#2,SR |
| Emulation | The constant 02h is inverted (OFFFDh) and logically ANDed with the <br> destination operand. The result is placed into the destination. The clear zero <br> bescription instruction is a word instruction. |
|  | N: Not affected <br> Z: Reset to 0 <br> Status Bits |
|  | C: Not affected <br> V: Not affected |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | The zero bit in the status register is cleared. |

## CLRZ

Indirect, Auto-Increment mode: Call a subroutine at the 16 -bit address contained in the word pointed to by register R5 (20-bit address) and increment the 16 -bit address in R 5 afterwards by 2 . The next time the software uses R 5 as a pointer, it can alter the program execution due to access to the next word address in the table pointed to by R5.

CALL @ R5+ ; Start address at @ R5. R5 + 2
Indexed mode: Call a subroutine at the 16 -bit address contained in the 20 -bit address pointed to by register ( $\mathrm{R} 5+\mathrm{X}$ ), e.g. a table with addresses starting at $X$. The address is within the lower $64 \mathrm{~KB} . \mathrm{X}$ is within $\pm 32 \mathrm{~KB}$.

CALL X(R5) ; Start address at @ (R5+X). z16(R5)

## CMP[.W] CMP.B

 SyntaxOperation
Description

Status Bits

Mode Bits
Example

Compare source word and destination word
Compare source byte and destination byte

## CMP src,dst or CMP.W src,dst

CMP.B src,dst
(.not.src) +1 +dst or dst - src

The source operand is subtracted from the destination operand. This is made by adding the 1 's complement of the source +1 to the destination. The result affects only the status bits in SR.

Register Mode: the register bits Rdst.19:16 (.W) resp. Rdst. 19:8 (.B) are not cleared.
$\mathrm{N}: \quad$ Set if result is negative $(\mathrm{src}>\mathrm{dst})$, reset if positive $(\mathrm{src}=\mathrm{dst})$
Z: $\quad$ Set if result is zero (src $=d s t)$, reset otherwise ( $s r c \neq d s t$ )
C: Set if there is a carry from the MSB, reset otherwise
V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow).

OSCOFF, CPUOFF, and GIE are not affected.
Compare word EDE with a 16 -bit constant 1800h. Jump to label TONI if $E D E$ equals the constant. The address of $E D E$ is within $P C \pm 32 \mathrm{~K}$.

| CMP | \#01800h,EDE | ; Compare word EDE with 1800h |
| :--- | :--- | :--- |
| JEQ | TONI | ; EDE contains 1800h |
| ... |  | ; Not equal |

A table word pointed to by $(R 5+10)$ is compared with $R 7$. J ump to label TONI if R7 contains a lower, signed 16-bit number. R7.19:16 is not cleared. The address of the source operand is a 20 -bit address in full memory range.

| CMP.W 10(R5),R7 | ; Compare two signed numbers |
| :---: | :---: |
| JL TONI | ; R $7<10$ (R5) |
| ... | ; R $7>=10(\mathrm{R} 5)$ |

## Example

A table byte pointed to by R5 (20-bit address) is compared to the value in output Port1. J ump to label TONI if values are equal. The next table byte is addressed.

CMP.B @ R $5+, \& P 10 U T$; Compare P1 bits with table. R $5+1$
JEQ TONI ; Equal contents
; Not equal


| DADD[.W] | Add source word and carry decimally to destination word |
| :---: | :---: |
| DADD.B | Add source byte and carry decimally to destination byte |
| Syntax | $\begin{array}{ll}\text { DADD } & \text { src,dst or DADD.W } \\ \text { Drc,dst }\end{array}$ |
| Operation | $\mathrm{src}+\mathrm{dst}+\mathrm{C} \rightarrow \mathrm{dst}$ (decimally) |
| Description | The source operand and the destination operand are treated as two (.B) or four (.W) binary coded decimals (BCD) with positive signs. The source operand and the carry bit $C$ are added decimally to the destination operand. The source operand is not affected. The previous content of the destination is lost. The result is not defined for non- $B C D$ numbers. |
| Status Bits | N: $\quad$ Set if MSB of result is 1 (word $>7999$ h, byte $>79 \mathrm{~h}$ ), reset if MSB is 0 . <br> Z: Set if result is zero, reset otherwise <br> C: $\quad$ Set if the $B C D$ result is too large (word $>9999 \mathrm{~h}$, byte $>99 \mathrm{~h}$ ), reset otherwise <br> V : Undefined |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | Decimal 10 is added to the 16 -bit BCD counter DECCNTR. |
|  | DADD \#10h,\&DECCNTR ; Add 10 to 4-digit BCD counter |
| Example | The eight-digit $B C D$ number contained in 16-bit RAM addresses $B C D$ and $B C D+2$ is added decimally to an eight-digit BCD number contained in R4 and $R 5$ ( $B C D+2$ and $R 5$ contain the MSDs). The carry $C$ is added, and cleared. |
|  | CLRC ; Clear carry |
|  | DADD.W \&BCD,R4 ; Add LSDs. R4.19:16 = 0 |
|  | DADD.W \&BCD+2,R5 ; Add MSDs with carry. R 5.19:16=0 |
|  | JC OVERFLOW ; Result >9999,9999: go to error routine |
|  | ; Result ok |
| Example | The two-digit BCD number contained in word BCD (16-bit address) is added decimally to a two-digit BCD number contained in R4. The carry C is added, also. R4.19:8 $=0$ |
|  | CLRC ; Clear carry |
|  | DADD.B \&BCD,R4 $\quad$; Add BCD to R4 decimally. |


| * DEC[.W] | Decrement destination |
| :---: | :---: |
| * DEC.B | Decrement destination |
| Syntax | DEC dst or DEC.W dst <br> DEC.B dst |
| Operation | dst - 1 -> dst |
| Emulation | SUB \#1,dst |
| Emulation | SUB.B \#1,dst |
| Description | The destination operand is decremented by one. The original contents are lost. |
| Status Bits | $N$ : Set if result is negative, reset if positive |
|  | Z: Set if dst contained 1, reset otherwise |
|  | $C$ : Reset if dst contained 0 , set otherwise |
|  | V: Set if an arithmetic overflow occurs, otherwise reset. |
|  | Set if initial value of destination was 08000h, otherwise reset. |
|  | Set if initial value of destination was 080h, otherwise reset. |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | R 10 is decremented by 1 |
|  | DEC R10 ; Decrement R10 |

; Move a block of 255 bytes from memory location starting with EDE to memory location starting with ;TONI. Tables should not overlap: start of destination address TONI must not be within the range EDE ; to EDE +OFEh
;

| MOV | \#EDE,R6 |
| :--- | :--- |
| MOV | \#255,R10 |
| MOV.B | @R6+,TONI-EDE-1(R6) |
| DEC | R10 |
| JNZ | L\$1 |

; Do not transfer tables using the routine above with the overlap shown in Figure 4-36.
Figure 4-36. Decrement Overlap


* DECD[.W] Double-decrement destination
*DECD.BSyntax
Operationdst - 2 ->dst
Emulation ..... SUB \#2,dst
Emulation SUB.B \#2,dst
DescriptionThe destination operand is decremented by two. The original contents are lost.
Status Bits N : Set if result is negative, reset if positive
Z: Set if dst contained 2, reset otherwise
C: Reset if dst contained 0 or 1 , set otherwise
V: Set if an arithmetic overflow occurs, otherwise reset.
Set if initial value of destination was 08001 or 08000 h , otherwise reset.
Set if initial value of destination was 081 or 080h, otherwise reset.
Mode Bits OSCOFF, CPUOFF, and GIE are not affected.
Example
DECD R10 ; Decrement R10 by two
; Move a block of 255 words from memory location starting with EDE to memory location ; starting with TONI
; Tables should not overlap: start of destination address TONI must not be within the ; range EDE to EDE +OFEh;

| MOV | \#EDE,R6 |
| :--- | :--- |
| MOV | \#510,R10 |
| MOV | @R6+,TONI-EDE-2(R6) |
| DECD | R10 |
| JNZ | L\$1 |

## Example <br> Memory at location LEO is decremented by two.

DECD.B LEO ; Decrement MEM(LEO)
Decrement status byte STATUS by two.
DECD.B STATUS

| * DINT | Disable (general) interrupts |
| :---: | :---: |
| Syntax | DINT |
| Operation | ```0->GIE or (OFFF7h.AND.SR ->SR / .NOT.src .AND. dst -> dst)``` |
| Emulation | BIC \#8,SR |
| Description | All interrupts are disabled. <br> The constant 08 h is inverted and logically ANDed with the status register (SR). The result is placed into the SR. |
| Status Bits | Status bits are not affected. |
| Mode Bits | GIE is reset. OSCOFF and CPUOFF are not affected. |
| Example | The general interrupt enable (GIE) bit in the status register is cleared to allow a nondis rupted move of a 32 -bit counter. This ensures that the counter is not modified during the move by any interrupt. |
|  | DINT ; All interrupt events using the GIE bit are disabled |
|  | NOP |
|  | MOV COUNTHI,R5 ; Copy counter |
|  | MOV COUNTLO,R6 |
|  | EINT ; All interrupt events using the GIE bit are enabled |
|  | Note: Disable Interrupt |
|  | If any code sequence needs to be protected from interruption, the DINT should be executed at least one instruction before the beginning of the uninterruptible sequence, or should be followed by a NOP instruction. |

```
* EINT E nable (general) interrupts
Syntax EINT
Operation 1 }->\mathrm{ GIE
or
(0008h .OR.SR -> SR / .src .OR.dst -> dst)
Emulation BIS \#8,SR
Description All interrupts are enabled.
The constant #08h and the status register SR are logically ORed. The result
is placed into the SR.
Status Bits
Status bits are not affected.
Mode Bits
GIE is set. OSCOFF and CPUOFF are not affected.
Example
The general interrupt enable (GIE) bit in the status register is set.
; Interrupt routine of ports P1.2 to P1.7
; P1IN is the address of the register where all port bits are read. P1IFG is the address of
; the register where all interrupt events are latched.
```

|  | PUSH.B | \&P 1IN |  |
| :---: | :---: | :---: | :---: |
|  | BIC.B | @ SP,\&P 1IF G | ; Reset only accepted flags |
|  | EINT |  | ; P reset port 1 interrupt flags stored on stack ; other interrupts are allowed |
|  | BIT | \#Mask, @ SP |  |
|  | JEQ | MaskOK | ; Flags are present identically to mask: jump |
| MaskOK | BIC | \#Mask, @ SP |  |
|  | INCD | SP | ; Housekeeping: inverse to PUSH instruction |
|  |  | SP | ; at the start of interrupt subroutine. Corrects ; the stack pointer. |
|  | RETI |  |  |
|  | Note: | nable Interru |  |
|  | The inst executed are enab | uction following even if an inter e. | the enable interrupt instruction (EINT) is always upt service request is pending when the interrupts |



* INCD[.W]* INCD.B
Syntax
Operation
dst + 2 -> dst
Emulation ..... ADD \#2,dst
Emulation ADD.B \#2,dst
Example
The destination operand is incremented by two. The original contents are lost.
Status Bits
Mode Bits
$N$ : Set if result is negative, reset if positive
Z: Set if dst contained OFFFEh, reset otherwiseSet if dst contained OFEh, reset otherwise
C: Set if dst contained OFFFEh or OFFFFh, reset otherwiseSet if dst contained OFEh or OFFh, reset otherwise
V : Set if dst contained 07FFEh or 07FFFh, reset otherwiseSet if dst contained 07 Eh or 07 Fh , reset otherwise
OSCOFF, CPUOFF, and GIE are not affected
Example
The item on the top of the stack (TOS) is removed without using a register.

| PUSH | R5 |
| :--- | :--- |
|  |  |
| INCD | R5 is the result of a calculation, which is stored |
|  | ; in the system stack |

RETThe byte on the top of the stack is incremented by two.
INCD.B $\quad 0(S P) \quad$; Byte on TOS is increment by two

| * INV[.W] | Invert destination |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| * INV.B | Invert destination |  |  |  |
| Syntax | INV $d s t$ <br> INVB $d s t$ |  |  |  |
|  |  |  |  |  |
| Operation .NOT.dst -> dst |  |  |  |  |
| Emulation Emulation | XOR \#OFFFFh,dst |  |  |  |
|  |  |  |  |  |
| Description | The destination operand is inverted. The original contents are lost. |  |  |  |
| Status Bits | $N$ : Set if result is negative, reset if positive |  |  |  |
|  | Z: Set if dst contained OFFFFh, reset otherwise |  |  |  |
|  | Se | dst contained 0 | Fh , reset otherwise |  |
|  | C: Set if result is not zero, reset otherwise ( = .NOT. Zero) |  |  |  |
|  | Set if result is not zero, reset otherwise ( = .NOT. Zero) |  |  |  |
|  | V : Set if initial destination operand was negative, otherwise reset |  |  |  |
| Mode Bits | OSCO | CPUOFF, and | GIE are not affected. |  |
| Example | Content of R 5 is negated (twos complement). |  |  |  |
|  | MOV | \#00AEh,R5 | ; | R5 $=000 \mathrm{AEh}$ |
|  | INV | R5 | ; Invert R 5, | R5 $=0 \mathrm{FF} 51 \mathrm{~h}$ |
|  | INC | R5 | ; R5 is now negated, | R $5=0 \mathrm{FF} 52 \mathrm{~h}$ |
| Example | Content of memory byte LEO is negated. |  |  |  |
|  | MOV.B | \#OAEh,LEO | ; | MEM (LEO) $=0 A E h$ |
|  | INV.B | LEO | ; Invert LEO, | MEM (LEO) $=051 \mathrm{~h}$ |
|  | INC.B | LEO | ; MEM(LEO) is negat | ,MEM(LEO) $=052 \mathrm{~h}$ |


| J C | J ump if carry |
| :---: | :---: |
| J HS | Jump if Higher or Same (unsigned) |
| Syntax | JC label |
|  | JHS label |
| Operation | If $C=1: \quad P C+(2 \times O$ ffset $) \rightarrow P C$ <br> If $C=0$ : $\quad$ execute the following instruction |
| Description | The carry bit C in the status register is tested. If it is set, the signed 10 -bit word offset contained in the instruction is multiplied by two, sign extended, and added to the 20 -bit program counter PC. This means a jump in the range -511 to +512 words relative to the PC in the full memory range. If $C$ is reset, the instruction after the jump is executed. |
| Status Bits | Status bits are not affected |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected |
| Example | The state of the port 1 pin P1IN. 1 bit defines the program flow. |
|  | BIT.B \#2,\&P 1IN ; Port 1, bit 1 set? Bit->C |
|  | JC Label1 ; Yes, proceed at Label1 |
|  | ; No, continue |
| Example | If R $5 \geq$ R 6 (unsigned) the program continues at Label2 |
|  | CMP R6,R5 ; Is R5 $\geq$ R6? Info to $C$ |
|  | JHS Label2 ; Yes, C = 1 |
|  | ; No, R5 <R6. Continue |
| Example | If R $5 \geq 12345 \mathrm{~h}$ (unsigned operands) the program continues at Label2 |
|  | CMPA \#12345h,R5 ; Is R $5 \geq 12345 \mathrm{~h}$ ? Info to C |
|  | JHS Label2 ; Yes, 12344h <R5 <=F,FFFFh. C = 1 |
|  | ... ; No, R5 < 12345h. Continue |

JEQ,JZ J ump if equal, ump if zero
Syntax
Operation
Description
Status Bits
Mode Bits
Example
The state of the P2IN. 0 bit defines the program flow
BIT.B \#1,\&P 2IN ; P ort 2, bit 0 reset?
BIT.B \#1,\&P 2IN ; P ort 2, bit 0 reset?
BIT.B \#1,\&P 2IN ; P ort 2, bit 0 reset?
JZ Label1 ;Yes, proceed at Label1
JZ Label1 ;Yes, proceed at Label1
JZ Label1 ;Yes, proceed at Label1
; No, set, continue
; No, set, continue
; No, set, continue
; No, set, continue
If R $5=15000 \mathrm{~h}$ (20-bit data) the program continues at Label2 Example
CMPA \#15000h,R5 ; Is R5 = 15000h? Info to SR
JEQ Label2 ; Yes, R $5=15000 \mathrm{~h} . \mathrm{Z}=1$; No, R5 $=15000 \mathrm{~h}$. Continue
Example R7 (20-bit counter) is incremented. If its content is zero, the program continues
JZ label
JEQ label
If $Z=1: \quad P C+(2 \times 0$ ffset $) \rightarrow P C$
If $Z=0$ : execute following instruction
The Zero bit Z in the status register is tested. If it is set, the signed 10-bit wordoffset contained in the instruction is multiplied by two, sign extended, andadded to the 20 -bit program counter PC. This means a jump in the range -511to +512 words relative to the $P C$ in the full memory range. If $Z$ is reset, theinstruction after the jump is executed.
$J Z$ is used for the test of the Zero bit $Z$
$J E Q$ is used for the comparison of operands
Status bits are not affected
OSCOFF, CPUOFF, and GIE are not affected... ; No, R5 $=15000 \mathrm{~h}$. Continueat Label4.
ADDA \#1,R7 ;Increment R7
... ;R7 $\neq 0$. Continue here

| J GE | J ump if Greater or Equal (signed) |
| :---: | :---: |
| Syntax | JGE label |
| Operation | If $(\mathrm{N} . \mathrm{xor} . \mathrm{V})=0: \quad \mathrm{PC}+(2 \times$ Offset $) \rightarrow \mathrm{PC}$ <br> If $(\mathrm{N} . \operatorname{xor} . \mathrm{V})=1$ : execute following instruction |
| Description | The negative bit N and the overflow bit V in the status register are tested. If both bits are set or both are reset, the signed 10-bit word offset contained in the instruction is multiplied by two, sign extended, and added to the 20-bit program counter PC. This means a jump in the range -511 to +512 words relative to the $P C$ in full Memory range. If only one bit is set, the instruction after the jump is executed. <br> J GE is used for the comparison of signed operands: also for incorrect results due to overflow, the decision made by the JGE instruction is correct. <br> Note: J GE emulates the non-implemented JP (jump if positive) instruction if used after the instructions AND, BIT, RRA, SXTX and TST. These instructions clear the V -bit. |
| Status Bits | Status bits are not affected |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected |
| Example | If byte EDE (lower 64 K ) contains positive data, go to Label1. Software can run in the full memory range. |
|  | TST.B \& $\quad$ EDE $\quad$ Is EDE positive? $\mathrm{V} \ll 0$ |
|  | JGE Label1 ; Yes, JGE emulates JP |
|  | ... ; No, 80h <=EDE <=FFh |
| Example | If the content of R6 is greater than or equal to the memory pointed to by R7, the program continues a Label5. Signed data. Data and program in full memory range. |
|  | CMP @ R 7,R6 ; Is R 6 $\geq$ @ R 7? |
|  | JGE Label5 ; Yes, go to Label5 |
|  | ; No, continue here. |
| Example | If $R 5 \geq 12345$ (signed operands) the program continues at Label 2 . Program in full memory range. |
|  | CMPA \#12345h,R5 ; Is R $5 \geq 12345 \mathrm{~h}$ ? |
|  | JGE Label2 ; Yes, 12344h $<$ R $5<=7 F F F F h$. |
|  | ... ; No, 80000h <=R5 <12345h. |

JL J ump if Less (signed)
Syntax JL label
Operation If $(\mathrm{N} . \mathrm{xor} . \mathrm{V})=1: \quad \mathrm{PC}+(2 \times$ Offset $) \rightarrow \mathrm{PC}$ If $(\mathrm{N} . \times \mathrm{xor} . \mathrm{V})=0$ : execute following instruction
Description The negative bit N and the overflow bit V in the status register are tested. If only
Status BitsMode Bits
Exampleone is set, the signed 10-bit word offset contained in the instruction is multipliedby two, sign extended, and added to the 20 -bit program counter PC. Thismeans a jump in the range -511 to +512 words relative to the $P C$ in full memoryrange. If both bits N and V are set or both are reset, the instruction after thejump is executed.
$J L$ is used for the comparison of signed operands: also for incorrect results due to overflow, the decision made by the JL instruction is correct.
Status bits are not affected
OSCOFF, CPUOFF, and GIE are not affected
If byte EDE contains a smaller, signed operand than byte TONI, continue at Label1. The address EDE is within PC $\pm 32 \mathrm{~K}$.
CMP.B \&TONI,EDE ; IS EDE <TONI

| JL Label1 | ; Yes |
| :--- | :--- |
| $\ldots$ | ; No, TONI <=EDE |

If the signed content of R6 is less than the memory pointed to by R7 (20-bit address) the program continues at Label Label5. Data and program in full memory range.

| CMP | @ R 7,R6 | ; Is R $6<$ @ R 7? |
| :--- | :--- | :--- |
| JL | Label5 | ; Yes, go to Label5 |
| ... |  | ; No, continue here. |

## Example

If R $5<12345$ (signed operands) the program continues at Label2. Data and program in full memory range.

| CMPA | \#12345h,R5 | ; Is R $5<12345 h ?$ |
| :--- | :--- | :--- |
| JL | Label2 | ; Yes, $80000 \mathrm{~h}=<$ R $5<12345 \mathrm{~h}$. |
| $\ldots$ |  | ; No, $12344 \mathrm{~h}<$ R $5=<7$ FFFFh. |

J MP Jump unconditionally
SyntaxJMP label
Operation $P C+(2 \times$ Offset $) \rightarrow P C$
Description
Status BitsStatus bits are not affected
Mode Bits OSCOFF, CPUOFF, and GIE are not affected
ExampleThe byte STATUS is set to 10 . Then a jump to label MAINLOOP is made. Datain lower 64 K , program in full memory range.
MOV.B \#10,\&STATUS ; Set STATUS to 10
JMP MAINLOOP ; Go to main loop
ExampleThe interrupt vector TAIV of Timer_A3 is read and used for the program flow.Program in full memory range, but interrupt handlers always starts in lower64K.

| ADD | \&TAIV,PC | ; Add Timer_A interrupt vector to PC |
| :--- | :--- | :--- |
| RETI |  | ; No Timer_A interrupt pending |
| JMP | IHCCR1 | ; Timer block 1 caused interrupt |
| JMP | IHCCR2 | ; Timer block 2 caused interrupt |
| RETI |  | ; No legal interrupt, return |

J N J ump if Negative
SyntaxJN label
OperationDescription
Status Bits
Mode Bits
Example
ExampleR6 is subtracted from R5. If the result is negative, program continues atLabel2. Program in full memory range.

| SUB | R6,R5 | $; R 5-R 6->R 5$ |
| :--- | :--- | :--- |
| J N | Label2 | ; R5 is negative: R6 $>$ R5 $(N=1)$ |
| $\ldots$ |  | $; R 5 \geq 0$. Continue here. |

Example

R7 (20-bit counter) is decremented. If its content is below zero, the program continues at Label4. Program in full memory range.

| SUBA | \#1,R7 | ; Decrement R 7 |
| :--- | :--- | :--- |
| J N | Label4 | ; R 7 $<0$ : Go to Label4 |
| ... |  | ; R 7 $\geq 0$. Continue here. |

JNC
JLO
J ump if No carry J ump if lower (unsigned)
Syntax JNC
JLO ..... label
Operation If $C=0: \quad P C+(2 \times O$ ffset $) \rightarrow P C$If $C=1$ : $\quad$ execute following instructionDescription
Status Bits
Mode Bits
Example
Example
The carry bit C in the status register is tested. If it is reset, the signed 10 -bit word offset contained in the instruction is multiplied by two, sign extended, and added to the 20 -bit program counter PC. This means a jump in the range -511 to +512 words relative to the PC in the full memory range. If $C$ is set, the instruction after the jump is executed.
JNC is used for the test of the carry bit C
$J$ LO is used for the comparison of unsigned numbers.
Status bits are not affected
OSCOFF, CPUOFF, and GIE are not affected
If byte EDE $<15$ the program continues at Label2. Unsigned data. Data in lower 64 K , program in full memory range.

| CMP.B | \#15,\&EDE | ; IS EDE $<15$ ? Info to C |
| :--- | :--- | :--- |
| JLO | Label2 | ; Yes, EDE $<15 . \mathrm{C}=0$ |
| ... |  | ; No, EDE $\geq 15$. Continue |

The word TONI is added to R5. If no carry occurs, continue at Label0. The address of TON is within PC $\pm 32 \mathrm{~K}$.

| ADD | TONI,R5 | ; TONI + R5 -> R5. Carry ->C |
| :--- | :--- | :--- |
| JNC | Label0 | ; No carry |
| $\ldots$ |  | ; Carry = 1: continue here |

J NZ

JNE

## Syntax

J ump if Not Zero
Jump if Not Equal
JNZ label JNE label

Description

Status Bits
Mode Bits
Example

Example

Example

## Operation

If $Z=0: \quad P C+(2 \times 0$ ffset $) \rightarrow P C$
If $Z=1$ : execute following instruction
The zero bit Z in the status register is tested. If it is reset, the signed 10 -bit word offset contained in the instruction is multiplied by two, sign extended, and added to the 20-bit program counter PC. This means a jump in the range -511 to +512 words relative to the PC in the full memory range. If $Z$ is set, the instruction after the jump is executed.
$J N Z$ is used for the test of the Zero bit Z
JNE is used for the comparison of operands
Status bits are not affected
OSCOFF, CPUOFF, and GIE are not affected
The byte STATUS is tested. If it is not zero, the program continues at Label3. The address of STATUS is with in PC $\pm 32 \mathrm{~K}$.

| TST.B | STATUS | ; IS STATUS $=0$ ? |
| :--- | :--- | :--- |
| JNZ | Label3 | ; No, proceed at Label3 |
| $\ldots$ |  | $;$ Yes, continue here |

If word EDE $\neq 1500$ the program continues at Label2. Data in lower 64 K , program in full memory range.

| CMP | \#1500, \&EDE | ; IS EDE $=1500$ ? Info to SR |
| :--- | :--- | :--- |
| JNE | Label2 | ; No, EDE $\neq 1500$. |
| $\ldots$ |  | ; Yes, R5 $=1500$. Continue |

R7 (20-bit counter) is decremented. If its content is not zero, the program continues at Label4. Program in full memory range.

| SUBA | \#1,R7 | ; Decrement R7 |
| :--- | :--- | :--- |
| JNZ | Label4 | ; Zero not reached: Go to Label4 |
| ... |  | ; Yes, R 7 = 0. Continue here. |

## MOV[.W] MOV.B

Syntax

Operation
Description

Status Bits

Mode Bits
Example

Example

## Example

Move source word to destination word
Move source byte to destination byte

MOV src,dst or MOV.W src,dst
MOV.B src,dst
$\mathrm{src} \rightarrow \mathrm{dst}$

The source operand is copied to the destination. The source operand is not affected.

N: Not affected
Z: Not affected
C: Not affected
V: Not affected
OSCOFF, CPUOFF, and GIE are not affected.
Move a 16-bit constant 1800h to absolute address-word EDE (lower 64 K ).

MOV \#01800h,\&EDE ; Move 1800h to EDE
The contents of table EDE (word data, 16-bit addresses) are copied to table TOM. The length of the tables is 030h words. Both tables reside in the lower 64K.

| MOV | \#EDE,R10 | ; Prepare pointer (16-bit address) |
| :--- | :--- | :--- |
| Loop | MOV | @R10+,TOM-EDE-2(R10) |
|  |  | ; R10 points to both tables. |
|  | R $10+2$ |  |

The contents of table EDE (byte data, 16-bit addresses) are copied to table TOM. The length of the tables is 020 h bytes. Both tables may reside in full memory range, but must be within R $10 \pm 32 \mathrm{~K}$.

| MOVA | \#EDE,R10 | ; Prepare pointer (20-bit) |
| :--- | :--- | :--- |
| MOV | \#20h,R9 | ; Prepare counter |
| MOV.B | @R10+,TOM-EDE-1(R10) | $;$ R10 points to both tables. |
|  |  | ; R10+1 |
| DEC | R9 | ; Decrement counter |
| JNZ | Loop | ; Not yet done |
| $\ldots$ |  | ; Copy completed |


| * NOP | No operation |
| :--- | :--- |
| Syntax | NOP |
| Operation | None |
| Emulation | MOV \#0, R 3 |
| Description | No operation is performed. The instruction may be used for the elimination of <br> instructions during the software check or for defined waiting times. |
| Status Bits | Status bits are not affected. |

## * POP[.W] <br> * POP.B

Syntax

Operation

Emulation
Emulation
Description

Status Bits
Example

Example

Example

Example

Pop word from stack to destination
Pop byte from stack to destination
POP dst
POP.B dst
@SP ->temp
SP + 2 ->SP
temp -> dst
MOV @SP+,dst or MOV.W @SP+,dst
MOV.B
@ SP + dst
The stack location pointed to by the stack pointer (TOS) is moved to the destination. The stack pointer is incremented by two afterwards.

Status bits are not affected.
The contents of R7 and the status register are restored from the stack.

| POP | R7 | ; Restore R7 |
| :--- | :--- | :--- |
| POP | SR | ; Restore status register |

The contents of RAM byte LEO is restored from the stack.
POP.B LEO ; The low byte of the stack is moved to LEO.
The contents of R7 is restored from the stack.
POP.B R7 ; The low byte of the stack is moved to $R 7$,

The contents of the memory pointed to by R7 and the status register are restored from the stack.

POP.B $\quad 0(\mathrm{R} 7) \quad$; The low byte of the stack is moved to the ; the byte which is pointed to by R7
: Example: R7 $=203 \mathrm{~h}$
; Mem(R7) = low byte of system stack
: Example: R7 = 20Ah
; $\quad \operatorname{Mem}($ R 7$)=$ low byte of system stack
; Last word on stack moved to the SR

Note: The System Stack Pointer
The system stack pointer (SP) is always incremented by two, independent of the byte suffix.
PUSH[.W] PUSH.B
Save a word on the stackSyntax
PUSH dst or PUSH.W ..... dst
PUSH.B ..... dst
Operation$S P-2 \rightarrow S P$dst $\rightarrow$ @SP
DescriptionThe 20-bit stack pointer SP is decremented by two. The operand is then copiedto the RAM word addressed by the SP. A pushed byte is stored in the low byte,the high byte is not affected.
Status Bits Not affected.
Mode Bits OSCOFF, CPUOFF, and GIE are not affected.
Example
Save the two 16 -bit registers R9 and R10 on the stack.

| PUSH | R9 | ; Save R9 and R10 XXXXh |
| :--- | :--- | :--- |
| PUSH | R10 | ;YYYYh |

Example Save the two bytes EDE and TONI on the stack. The addresses EDE and TONIare within $P C \pm 32 K$.

| PUSH.B | EDE | ; Save EDE XxXXh |
| :--- | :--- | :--- |
| PUSH.B | TONI | ; Save TONI $x$ xYYh |

RET Return from subroutine
Syntax ..... RET
Operation
@SP $\rightarrow$ PC.15:0
@SP $\rightarrow$ PC.15:0 Saved PC to PC.15:0. PC.19:16 $\leftarrow 0$ Saved PC to PC.15:0. PC.19:16 $\leftarrow 0$
$S P+2 \rightarrow$ ..... SP
Description The 16 -bit return address (lower 64 K ), pushed onto the stack by a CALLinstruction is restored to the PC. The program continues at the addressfollowing the subroutine call. The four MSBs of the program counter PC.19:16are cleared.
Status Bits Not affected
PC.19:16: Cleared
Mode Bits OSCOFF, CPUOFF, and GIE are not affected.
Example Call a subroutine SUBR in the lower 64 K and return to the address in the lower64 K after the CALL

|  | CALL | \#SUBR | ; Call subroutine starting at SUBR |
| :---: | :---: | :---: | :---: |
|  | ... |  | ; R eturn by RET to here |
| SUBR | PUSH | R14 | ; Save R14 (16 bit data) |
|  | ... |  | ; Subroutine code |
|  | POP | R14 | ; Restore R14 |
|  | RET |  | ; Return to lower 64 K |

Figure 4-37. The Stack After a RET Instruction
 instruction

RETI Return from interrupt
SyntaxOperation
Description
Status Bits N: restored from stack
Z: restored from stack
Z: restored from stack
C: restored from stack
C: restored from stack
V: restored from stack
V: restored from stack
Mode Bits
RETI
@SP $\rightarrow$ SR.15:0 Restore saved status register SR with PC.19:16 $S P+2 \rightarrow S P$ @SP $\rightarrow$ PC.15:0 Restore saved program counter PC.15:0 $S P+2 \rightarrow$ SP House keeping
The status register is restored to the value at the beginning of the interrupt service routine. This includes the four MSBs of the program counter PC.19:16. The stack pointer is incremented by two afterwards.
The 20-bit PC is restored from PC.19:16 (from same stack location as the status bits) and PC.15:0. The 20-bit program counter is restored to the value at the beginning of the interrupt service routine. The program continues at the address following the last executed instruction when the interrupt was granted. The stack pointer is incremented by two afterwards.OSCOFF, CPUOFF, and GIE are restored from stack
Example

Interrupt handler in the lower 64 K . A 20-bit return address is stored on the stack.

| INTRPT PUSHM.A | \#2,R14 | ; Save R14 and R13 (20-bit data) |
| :---: | :--- | :--- |
| $\ldots$ |  | ; Interrupt handler code |
| POPM.A | \#2,R14 | ; Restore R13 and R14 (20-bit data) |
| RETI |  | ; Return to 20-bit address in full memory range |

## *RLA[.W] <br> *RLA.B

Syntax

Operation
Emulation

Description

R otate left arithmetically
Rotate left arithmetically
RLA dst or RLA.W dst
RLA.B dst
C <- MSB <- MSB-1 .... LSB $+1<-$ LSB <- 0
ADD dst,dst
ADD.B dst,dst
The destination operand is shifted left one position as shown in Figure 4-38. The MSB is shifted into the carry bit (C) and the LSB is filled with 0 . The RLA instruction acts as a signed multiplication by 2.

An overflow occurs if dst $\geq 04000 \mathrm{~h}$ and dst $<0 \mathrm{C} 000 \mathrm{~h}$ before operation is performed: the result has changed sign.

Figure 4-38. Destination Operand-Arithmetic Shift Left


An overflow occurs if dst $\geq 040 \mathrm{~h}$ and dst $<0 \mathrm{COh}$ before the operation is performed: the result has changed sign.

Status Bits N: Set if result is negative, reset if positive
Z: Set if result is zero, reset otherwise
C: Loaded from the MSB
V: Set if an arithmetic overflow occurs:
the initial value is $04000 \mathrm{~h} \leq \mathrm{dst}<0 \mathrm{C} 000 \mathrm{~h}$; reset otherwise
Set if an arithmetic overflow occurs:
the initial value is $040 \mathrm{~h} \leq \mathrm{dst}<0 \mathrm{COh}$; reset otherwise
Mode Bits
OSCOFF, CPUOFF, and GIE are not affected.
Example
R 7 is multiplied by 2 .
RLA R7 ; Shift left R7 ( $\times 2$ 2)

## Example

The low byte of $R 7$ is multiplied by 4 .
RLA.B $\quad$ R7 $\quad$; Shift left low byte of R7 $(\times 2)$
RLA.B R7 ; Shift left low byte of R7 ( $\times 4$ )

## Note: RLA Substitution

The assembler does not recognize the instruction:
RLA @R5+,
RLA.B @R5+,
or
RLA(.B) @R5

It must be substituted by:
ADD @R5+,-2(R5) ADD.B @R5+,-1(R5) or ADD(.B) @R5

```
*RLC[.W]
*RLC.B
    Rotate left through carry
Rotate left through carry
Syntax RLC dst or
Operation
C <- MSB <- MSB-1 .... LSB+1 <- LSB <- C
Emulation
ADDC dst,dst
Description The destination operand is shifted left one position as shown in Figure 4-39.
The carry bit (C) is shifted into the LSB and the MSB is shifted into the carry
bit (C).
```

Figure 4-39. Destination Operand-Carry Left Shift


## Status Bits

Mode Bits
Example
$R 5$ is shifted left one position.

$$
\text { RLC R5 } \quad ;(R 5 \times 2)+C-R 5
$$

The input P 1 IN. 1 information is shifted into the LSB of R 5 .

| BIT.B | \#2,\&P 1IN | ; Information -> Carry |
| :--- | :--- | :--- |
| RLC | R5 | ; Carry=P Oin.1 $->$ LSB of R5 |

The MEM(LEO) content is shifted left one position.
RLC.B LEO ; Mem(LEO) $\times 2+C->$ Mem(LEO)

## Note: RLC and RLC.B Substitution

The assembler does not recognize the instruction:
RLC @R5+, RLC.B @R5+, or RLC(.B) @R5
It must be substituted by:
ADDC @R5+,-2(R5) ADDC.B @R5+,-1(R5) orADDC(.B) @R5
RRA[.W] Rotate Right Arithmetically destination word
RRA.B R otate Right Arithmetically destination byte
Syntax
OperationRRA.B dst or RRA.W dst
MSB $\rightarrow$ MSB $\rightarrow$ MSB-1. $\rightarrow \ldots$ LSB $+1 \rightarrow$ LSB $\rightarrow C$
Description The destination operand is shifted right arithmetically by one bit position as
Status Bits
Mode Bitsshown in Figure 4-40. The MSB retains its value (sign). RRA operates equal toa signed division by 2 . The MSB is retained and shifted into the MSB-1. The$L S B+1$ is shifted into the LSB. The previous LSB is shifted into the carry bit $C$.
$N$ : $\quad$ Set if result is negative $(M S B=1)$, reset otherwise ( $M S B=0$ )
Z: $\quad$ Set if result is zero, reset otherwise
C: Loaded from the LSB
V: Reset
Example The signed 16-bit number in R5 is shifted arithmetically right one position.OSCOFF, CPUOFF, and GIE are not affected.
RRA ..... R5

; R5/2 ->R5
Example
The signed RAM byte EDE is shifted arithmetically right one position.
RRA.B EDE

;EDE/2 ->EDE

Figure 4-40. Rotate Right Arithmetically RRA.B and RRA.W



| RRC[.W] | Rotate Right through carry destination word |
| :--- | :--- |
| RRC.B | Rotate Right through carry destination byte |
| Syntax | RRC $\quad$ dst or RRC.W dst |
|  | RRC.B dst |
| Operation | C $\rightarrow$ MSB $\rightarrow$ MSB-1 $\rightarrow \ldots$ LSB $+1 \rightarrow$ LSB $\rightarrow$ C |

Description The destination operand is shifted right by one bit position as shown in Figure $4-41$. The carry bit $C$ is shifted into the MSB and the LSB is shifted into the carry bit C .

Status Bits $\quad N: \quad$ Set if result is negative $(M S B=1)$, reset otherwise $(M S B=0)$
Z: $\quad$ Set if result is zero, reset otherwise
C: Loaded from the LSB
V: Reset
Mode Bits OSCOFF, CPUOFF, and GIE are not affected.
Example RAM word EDE is shifted right one bit position. The MSB is loaded with 1.

$$
\begin{array}{ll}
\text { SETC } & \text {; Prepare carry for MSB } \\
\text { RRC } & \text { EDE }
\end{array}
$$

Figure 4-41. R otate Right through Carry RRC.B and RRC.W


* SBC[.W]
*SBC.B
Syntax

Operation

Emulation

Description

Status Bits

Mode Bits
Example
Subtract source and borrow/.NOT. carry from destination Subtract source and borrow/.NOT. carry from destination
SBC dst or SBC.W dst SBC.B dst
dst +0 FFFFh + C $->d s t$
dst $+0 \mathrm{FFh}+\mathrm{C} \rightarrow \mathrm{dst}$
SUBC \#0,dst
SUBC.B \#0,dst
The carry bit (C) is added to the destination operand minus one. The previous contents of the destination are lost.
$N$ : Set if result is negative, reset if positive
Z: Set if result is zero, reset otherwise
C: Set if there is a carry from the MSB of the result, reset otherwise.
Set to 1 if no borrow, reset if borrow.
V: Set if an arithmetic overflow occurs, reset otherwise.
OSCOFF, CPUOFF, and GIE are not affected.
The 16 -bit counter pointed to by R13 is subtracted from a 32-bit counter pointed to by R12.

| SUB | @ R13,0(R12) | ; Subtract LSDs |
| :--- | :--- | :--- |
| SBC | 2(R12) | ; Subtract carry from MSD |

Example
The 8 -bit counter pointed to by R13 is subtracted from a 16 -bit counter pointed to by R12.
SUB.B @ R13,0(R12) ;Subtract LSDs
SBC.B 1(R12) ; Subtract carry from MSD

## Note: Borrow Implementation

| The borrow is treated as a .NOT. carry : | Borrow | Carry bit |
| :---: | :---: | :---: |
|  | Yes | 0 |
|  | No | 1 |


| *SETC | Set carry bit |
| :--- | :--- |
| Syntax | SETC |
| Operation | $1->C$ |
| Emulation | BIS \#1,SR |
| Description | The carry bit (C) is set. |
| Status Bits | N: Not affected |
|  | Z: Not affected |
|  | C: Set |
| V: Not affected |  |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | Emulation of the decimal subtraction: |
|  | Subtract R5 from R6 decimally |

## *SETN Set negative bit

## Syntax <br> SETN

Operation $\quad 1->N$
Emulation BIS \#4,SR
Description The negative bit $(N)$ is set.
Status Bits N: Set
Z: Not affected
C: Not affected
V: Not affected
Mode Bits
OSCOFF, CPUOFF, and GIE are not affected.

| *SETZ | Set zero bit |
| :--- | :--- |
| Syntax | SETZ |
| Operation | $1->Z$ |
| Emulation | BIS \#2,SR |
| Description | The zero bit (Z) is set. |
| Status Bits | N: Not affected |
|  | Z: Set |
|  | C: Not affected |
|  | V: Not affected |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |

SUB [.W]
SUB.B
Syntax

Operation
Description

Status Bits

Mode Bits
Example

Example

## Example

Subtract source word from destination word
Subtract source byte from destination byte
SUB src,dst or SUB.W src,dst
SUB.B src,dst
(.not.src) $+1+d s t \rightarrow$ dst or $d s t-s r c \rightarrow d s t$

The source operand is subtracted from the destination operand. This is made by adding the 1 's complement of the source +1 to the destination. The source operand is not affected, the result is written to the destination operand.
$\mathrm{N}: \quad$ Set if result is negative (src > dst), reset if positive (src <=dst)
Z: $\quad$ Set if result is zero (src $=d s t$ ), reset otherwise ( $s r c \neq d s t$ )
C: Set if there is a carry from the MSB, reset otherwise
V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow).

OSCOFF, CPUOFF, and GIE are not affected.
A 16-bit constant 7654h is subtracted from RAM word EDE.

SUB \#7654h,\&EDE ; Subtract 7654h from EDE
A table word pointed to by R5 (20-bit address) is subtracted from R7. Afterwards, if R7 contains zero, jump to label TONI. R5 is then auto-incremented by 2. R 7.19:16 $=0$.

| SUB | @R5+,R7 | $;$ Subtract table number from R 7. R $5+2$ |
| :--- | :--- | :--- |
| JZ | TONI | $; R 7=@ R 5$ (before subtraction) |
| $\ldots$ |  | $; R 7<>@ R 5$ (before subtraction) |

Byte CNT is subtracted from byte R12 points to. The address of CNT is within $\mathrm{PC} \pm 32 \mathrm{~K}$. The address R12 points to is in full memory range.

SUB.B CNT,0(R12) ; Subtract CNT from @ R12

## SUBC[.W] <br> SUBC.B

Syntax

Operation
Description

Status Bits

Mode Bits
Example

Example

## Example

Subtract source word with carry from destination word Subtract source byte with carry from destination byte

SUBC src,dst or SUBC.W src,dst SUBC.B src,dst
(.not.src) $+\mathrm{C}+\mathrm{dst} \rightarrow \mathrm{dst}$ or $\mathrm{dst}-(\mathrm{src}-1)+\mathrm{C} \rightarrow \mathrm{dst}$

The source operand is subtracted from the destination operand. This is done by adding the 1's complement of the source + carry to the destination. The source operand is not affected, the result is written to the destination operand. Used for 32,48 , and 64 -bit operands.
$N$ : $\quad$ Set if result is negative ( $M S B=1$ ), reset if positive ( $M S B=0$ )
Z: $\quad$ Set if result is zero, reset otherwise
C: Set if there is a carry from the MSB, reset otherwise
V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow).

OSCOFF, CPUOFF, and GIE are not affected.
A 16-bit constant 7654 h is subtracted from R5 with the carry from the previous instruction. R 5.19:16 $=0$

SUBC.W \#7654h,R5 ; Subtract 7654h + C from R5
A 48-bit number (3 words) pointed to by R5 (20-bit address) is subtracted from a 48 -bit counter in RAM, pointed to by R 7. R5 points to the next 48 -bit number afterwards. The address R 7 points to is in full memory range.

| SUB | $@ R 5+, 0(R 7)$ | ; Subtract LSBs. R $5+2$ |
| :--- | :--- | :--- |
| SUBC | $@ R 5+, 2(R 7)$ | ; Subtract MIDs with C. R $5+2$ |
| SUBC | @R5+,4(R7) | ; Subtract MS Bs with C. R $5+2$ |

Byte CNT is subtracted from the byte, R12 points to. The carry of the previous instruction is used. The address of CNT is in lower 64 K .

SUBC.B \& CNT,O(R12) ; Subtract byte CNT from @ R12

## SWPB

Syntax
Operation
Description

Swap bytes
SWPB dst
dst.15:8 $\Leftrightarrow$ dst.7:0
The high and the low byte of the operand are exchanged. PC.19:16 bits are cleared in register mode.

Status Bits
Not affected
Mode Bits
OSCOFF, CPUOFF, and GIE are not affected.
Exchange the bytes of RAM word EDE (lower 64 K ).

| MOV | \#1234h,\&EDE | $; 1234 h->E D E$ |
| :--- | :--- | :--- |
| SWPB | \&EDE | $; 3412 h->E D E$ |

Figure 4-42. Swap Bytes in Memory

| Before SWPB <br> 15 |
| :--- |
| 8  7   <br>  High Byte  Low Byte  |
| After SWPB <br> 15 |

Figure 4-43. Swap Bytes in a Register

Before SWPB

| 16 | 15 | 8 | 0 |
| :---: | :---: | :---: | :---: | :--- |
| $\times$ | High Byte | Low Byte | 0 |

After SWPB

| 19 | 16 |  | 15 | 8 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | $\ldots$ | 0 | Low Byte | High Byte | 0 |

SXT Extend sign
Syntax
Operation
SXT dst
dst. $7 \rightarrow$ dst.15:8, dst. $7 \rightarrow$ dst.19:8 (Register Mode)
Mode Bits
ExampleExample
Description

Register Mode: the sign of the low byte of the operand is extended into the bits
Status Bits

$\mathrm{N}: \quad$ Set if result is negative, reset otherwise
The signed 8-bit data in EDE (lower 64 K ) is sign extended and added to the16-bit signed data in R 7 .

| MOV.B | \& EDE,R5 | ; EDE -> R5. 00XXh |
| :---: | :---: | :---: |
| SXT | R5 | ; Sign extend low byte to R5.19:8 |
| ADD | R5,R7 | ; Add signed 16-bit values | Rdst.19:8

Rdst. $7=0$ : Rdst.19:8 = 000h afterwards.
Rdst. $7=1$ : Rdst. 19:8 = FFFh afterwards.
Other Modes: the sign of the low byte of the operand is extended into the high byte.
dst. $7=0$ : high byte $=00 \mathrm{~h}$ afterwards .
dst. $7=1$ : high byte $=$ FF h afterwards.

Z: $\quad$ Set if result is zero, reset otherwise
C: $\quad$ Set if result is not zero, reset otherwise ( $C=$ not.Z)
V: Reset
OSCOFF, CPUOFF, and GIE are not affected. 16-bit signed data in R 7 .
MOV.B EDE,R5 ;EDE ->R5.00XXh

SXT R5 ; Sign extend low byte to R5.19:8
ADDA R5,R7 ; Add signed 20-bit values

## *TST[.W] <br> *TST.B

Syntax

Operation

Emulation

Description

Status Bits

Mode Bits

## Example

Test destination
Test destination
TST dst or TST.W dst
TST.B dst
dst +0 FFFFh +1
dst $+0 \mathrm{FFh}+1$
CMP \#0,dst
CMP.B \#0,dst
The destination operand is compared with zero. The status bits are set according to the result. The destination is not affected.
$N$ : Set if destination is negative, reset if positive
Z: Set if destination contains zero, reset otherwise
C: Set
V: Reset
OSCOFF, CPUOFF, and GIE are not affected.
$R 7$ is tested. If it is negative, continue at R7NEG; if it is positive but not zero, continue at R7POS.

|  | TST | R7 | ; Test R7 |
| :--- | :--- | :--- | :--- |
|  | JN | R7NEG | ; R 7 is negative |
|  | JZ | R7ZERO | ; R 7 is zero |
| R7POS | $\ldots . .$. |  | ; R 7 is positive but not zero |
| R7NEG | $\ldots . .$. |  | ; R 7 is negative |
| R7ZERO | ...... |  | ; R 7 is zero |

The low byte of R7 is tested. If it is negative, continue at R 7NEG; if it is positive but not zero, continue at R7POS.

| TST.B | R7 | ; Test low byte of R7 |
| :--- | :--- | :--- |
| JN | R 7NEG | ; Low byte of R 7 is negative |
| JZ | R 7ZERO | ; Low byte of R 7 is zero |
| $\ldots . .$. |  | ; Low byte of R7 is positive but not zero |
| $\ldots .$. |  | ; Low byte of R 7 is negative |
| $\ldots .$. |  | ; Low byte of R 7 is zero |

XOR[.W]

XOR.B
Syntax
Operation
Description
Status BitsMode BitsExample
Example
XOR \&TONI,\&CNTR ; Toggle bits in CNTR
A table word pointed to by R5 (20-bit address) is used to toggle bits in R6.R6.19:16 = 0 .
XOR @ R5,R6 ; Toggle bits in R6
Example
Reset to zero those bits in the low byte of R7 that are different from the bits inbyte EDE. R 7.19:8 $=0$. The address of EDE is within $\mathrm{PC} \pm 32 \mathrm{~K}$.
XOR.B EDE,R7 ; Set different bits to 1 in R 7 .
INV.B R7 ; Invert low byte of R 7 , high byte is 0 h

### 4.6.3 Extended Instructions

The extended MSP430X instructions give the MSP430X CPU full access to its 20-bit address space. Some MSP430X instructions require an additional word of op-code called the extension word. All addresses, indexes, and immediate numbers have 20 -bit values, when preceded by the extension word. The MSP430X extended instructions are listed and described in the following pages. For MSP430X instructions that do not require the extension word, it is noted in the instruction description.

| * ADCX.A | Add carry to destination address-word |
| :---: | :---: |
| * ADCX.[W] | Add carry to destination word |
| * ADCX.B | Add carry to destination byte |
| Syntax | ADCX.A dst ADCX dst or ADCX.W dst ADCX.B dst |
| Operation | dst + C $->d s t$ |
| Emulation | ADDCX.A \#0,dst |
|  | ADDCX \#0,dst |
|  | ADDCX.B \#0,dst |
| Description | The carry bit ( C ) is added to the destination operand. The previous contents of the destination are lost. |
| Status Bits | $N$ : Set if result is negative (MSB $=1$ ), reset if positive ( $M S B=0$ ) |
|  | Z : $\quad$ Set if result is zero, reset otherwise |
|  | C: Set if there is a carry from the MSB of the result, reset otherwise |
|  | V : Set if the result of two positive operands is negative, or if the result of two negative numbers is positive, reset otherwise |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | The 40-bit counter, pointed to by R 12 and R13, is incremented. |
|  | INCX.A @ R12 ; Increment lower 20 bits |
|  | ADCX.A @ R13 ; Add carry to upper 20 bits |

ADDX.A
ADDX[.W]
ADDX.B

Syntax

Operation
Description

Status Bits

Mode Bits
Example

Example

## Example

Add source address-word to destination address-word
Add source word to destination word
Add source byte to destination byte
ADDX.A src,dst
ADDX src,dst or ADDX.W src,dst
ADDX.B src,dst
$\mathrm{src}+\mathrm{dst} \rightarrow \mathrm{dst}$

The source operand is added to the destination operand. The previous contents of the destination are lost. Both operands can be located in the full address space.
$N$ : $\quad$ Set if result is negative ( $M S B=1$ ), reset if positive ( $M S B=0$ )
Z: $\quad$ Set if result is zero, reset otherwise
C: $\quad$ Set if there is a carry from the MSB of the result, reset otherwise
V : $\quad$ Set if the result of two positive operands is negative, or if the result of two negative numbers is positive, reset otherwise

OSCOFF, CPUOFF, and GIE are not affected.
Ten is added to the 20-bit pointer CNTR located in two words CNTR (LSBs) and CNTR +2 (MSBs).

ADDX.A \#10,CNTR ; Add 10 to 20-bit pointer
A table word (16-bit) pointed to by R 5 (20-bit address) is added to R 6. The jump to label TONI is performed on a carry.

| ADDX.W | @ R5,R6 | ; Add table word to R 6 |
| :--- | :--- | :--- |
| JC | TONI | ; J ump if carry |
| $\ldots$ |  | ; No carry |

A table byte pointed to by R5 (20-bit address) is added to R6. The jump to label TONI is performed if no carry occurs. The table pointer is auto-incremented by 1 .

ADDX.B @ R 5+,R6 ; Add table byte to R6. R 5 + 1. R 6: 000xxh
JNC TONI ; J ump if no carry
... ; Carry occurred
Note: Use ADDA for the following two cases for better code density and execution.
ADDX.A Rsrc,Rdst or
ADDX.A \#mm20,Rdst

| ADDCX.A | Add source address-word and carry to destination address-word |
| :---: | :---: |
| ADDCX[.W] | Add source word and carry to destination word |
| ADDCX.B | Add source byte and carry to destination byte |
| Syntax | ADDCX.A src,dst |
|  | ADDCX src,dst or ADDCX.W src,dst |
|  | ADDCX.B src,dst |
| Operation | $\mathrm{src}+\mathrm{dst}+\mathrm{C} \rightarrow \mathrm{dst}$ |
| Description | The source operand and the carry bit C are added to the destination operand. The previous contents of the destination are lost. Both operands may be located in the full address space. |
|  |  |
| Status Bits | $N$ : Set if result is negative ( $M S B=1$ ), reset if positive ( $M S B=0$ ) |
|  | Z: Set if result is zero, reset otherwise |
|  | C: Set if there is a carry from the MSB of the result, reset otherwis |
|  | V : Set if the result of two positive operands is negative, or if the result of |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | Constant 15 and the carry of the previous instruction are added to the 20 -bit counter CNTR located in two words. |
|  | ADDCX.A \#15,\&CNTR ; Add $15+$ C to 20-bit CNTR |
| Example | A table word pointed to by R5 (20-bit address) and the carry C are added to R 6 . The jump to label TONI is performed on a carry. |
|  | ADDCX.W @ 5 ,R6 6 ; Add table word + C to R6 |
|  | JC TONI ; Jump if carry |
|  | ; No carry |
| Example | A table byte pointed to by R5 (20-bit address) and the carry bit C are added to R6. The jump to label TONI is performed if no carry occurs. The table pointer is auto-incremented by 1 . |
|  | ADDCX.B @ R 5+,R6 ${ }^{\text {b }}$; Add table byte + C to R6. R $5+1$ |
|  | JNC TONI ; Jump if no carry |
|  | ; Carry occurred |



ANDX.B @ R $5+$, R6 ; AND table byte with R $6 . R 5+1$
BICX.A BICX[.W]

BICX.B
Syntax
Operation
Description
Status Bits
Mode Bits
Example
The bits 19:15 of R 5 (20-bit data) are cleared.
BICX.A \#0F8000h,R5 ;Clear R5.19:15 bits
A table word pointed to by R5 (20-bit address) is used to clear bits in R 7 .R7.19:16 = 0
BICX.W @R5,R7 ..... ; Clear bits in R7A table byte pointed to by R 5 (20-bit address) is used to clear bits in outputPort1.
BICX.B @R5,\&P10UT ; Clear I/O port P1 bits

| BISX.A | Set bits set in source address-word in destination address-word |
| :---: | :---: |
| BISX[.W] | Set bits set in source word in destination word |
| BISX.B | Set bits set in source byte in destination byte |
| Syntax | BISX.A src,dst |
|  | BISX src,dst or BISX.W src,dst |
|  | BISX.B src,dst |
| Operation | src .or. dst $\rightarrow$ dst |
| Description | The source operand and the destination operand are logically ORed. The result is placed into the destination. The source operand is not affected. Both operands may be located in the full address space. |
| Status Bits | N: Not affected |
|  | Z: Not affected |
|  | C: Not affected |
|  | $V$ : Not affected |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | Bits 16 and 15 of R5 (20-bit data) are set to one. |
|  | BISX.A \#018000h,R5 ; Set R5.16:15 bits |
| Example | A table word pointed to by R 5 (20-bit address) is used to set bits in R 7 . |
|  | BISX.W @ R5,R7 7 ; Set bits in R7 |
| Example | A table byte pointed to by R5 (20-bit address) is used to set bits in output P ort1. |
|  |  |

BITX.A BITX[.W] BITX.B Syntax

## Operation

Description

Status Bits

## Mode Bits

## Example

## Example

Example

Test bits set in source address-word in destination address-word
Test bits set in source word in destination word
Test bits set in source byte in destination byte

| BITX.A | src,dst |  |  |
| :--- | :--- | :--- | :--- |
| BITX | src,dst or | BITX.W | src,dst |
| BITX.B | src,dst |  |  |

src .and. dst
The source operand and the destination operand are logically ANDed. The result affects only the status bits. Both operands may be located in the full address space.
$\mathrm{N}: \quad$ Set if result is negative $(\mathrm{MSB}=1)$, reset if positive $(\mathrm{MSB}=0)$
Z: $\quad$ Set if result is zero, reset otherwise
C: $\quad$ Set if the result is not zero, reset otherwise. C = (.not. Z)
V: Reset
OSCOFF, CPUOFF, and GIE are not affected.
Test if bit 16 or 15 of R5 (20-bit data) is set. J ump to label TONI if so.

| BITX.A | \#018000h,R5 | ; Test R5.16:15 bits |
| :--- | :--- | :--- |
| JNZ | TONI | ; At least one bit is set |
| .. |  | ; Both are reset |

A table word pointed to by R5 (20-bit address) is used to test bits in R7. J ump to label TONI if at least one bit is set.

BITX.W @R5,R7 ; Test bits in R7: $\mathrm{C}=$.not.Z
JC TONI ; At least one is set
... ;Both are reset
A table byte pointed to by R5 (20-bit address) is used to test bits in input P ort1. $J$ ump to label TONI if no bit is set. The next table byte is addressed.

BITX.B @ R5+,\&P1IN ; Test input P1 bits. R5 + 1
JNC TONI ; No corresponding input bit is set
; At least one bit is set

* CLRX.A* CLRX.[W]* CLRX.B
Syntax
Clear destination address-word
Clear destination word
Clear destination byte
CLRX.A ..... dst
CLRX dst ..... or CLRX.W dst
CLRX.B ..... dst
Operation 0 ->dst
Emulation MOVX.A ..... \#0,dst
MOVX ..... \#0,dst
MOVX.B ..... \#0,dst
DescriptionThe destination operand is cleared.
Status Bits Status bits are not affected.
Example RAM address-word TONI is cleared.
CLRX.A TONI ;0 ->TONI

CMPX.A CMPX[.W] CMPX.B

## Syntax

Operation
Description

Status Bits

Mode Bits
Example

Example

Example

Compare source address-word and destination address-word
Compare source word and destination word
Compare source byte and destination byte
CMPX.A src,dst
CMPX src,dst or CMPX.W src,dst
CMPX.B src,dst
(.not. src) $+1+$ dst or dst - src

The source operand is subtracted from the destination operand by adding the 1's complement of the source +1 to the destination. The resultaffects only the status bits. Both operands may be located in the full address space.

N: Set if result is negative (src >dst), reset if positive (src <=dst)
Z: $\quad$ Set if result is zero (src $=d s t$ ), reset otherwise ( $s r c \neq d s t$ )
C: Set if there is a carry from the MSB, reset otherwise
V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow).

OSCOFF, CPUOFF, and GIE are not affected.
Compare EDE with a 20 -bit constant 18000 h. Jump to label TONI if EDE equals the constant.

| CMPX.A | \#018000h,EDE | ; Compare EDE with 18000h |
| :--- | :--- | :--- |
| JEQ | TONI | ; EDE contains 18000h |
| ... |  | ; Not equal |

A table word pointed to by R5 (20-bit address) is compared with R 7. J ump to label TONI if R 7 contains a lower, signed, 16 -bit number.

CMPX.W @R5,R7 ; Compare two signed numbers
JL TONI ;R7 <@R5
... ;R7 >=@R5
A table byte pointed to by R5 (20-bit address) is compared to the input in I/O Portl. Jump to label TONI if the values are equal. The next table byte is addressed.

CMPX.B @ R5+,\&P 1 IN ; Compare P 1 bits with table. R5 +1
JEQ TONI ;Equal contents
... ; Not equal
Note: Use CMPA for the following two cases for better density and execution.
CMPA Rsrc,Rdst or
CMPA \#imm20,Rdst

* DADCX.A Add carry decimally to destination address-word* DADCX[.W]* DADCX.B
Add carry decimally to destination word
Add carry decimally to destination byte
Syntax
DADCX.A ..... dst
DADCX dst or DADCX.W src,dstDADCX.B dst
Operation
dst + C -> dst (decimally)
Emulation
DADDX.A \#0,dst
DADDX \#0,dst
DADDX.B \#0,dst
Description
Status Bits
Mode Bits
Example

N: $\quad$ Set if MSB of result is 1 (address-word $>79999$ h, word $>7999$ h, byte $>79 \mathrm{~h}$ ), reset if MSB is 0 .
Z: $\quad$ Set if result is zero, reset otherwise.
C: Set if the BCD result is too large (address-word $>99999 \mathrm{~h}$, word $>9999$ h, byte $>99 \mathrm{~h}$ ), reset otherwise.
V: Undefined.
OSCOFF, CPUOFF, and GIE are not affected.
The 40-bit counter, pointed to by R 12 and R13, is incremented decimally.
DADDX.A \#1,0(R12) ; Increment lower 20 bits
DADCX.A 0(R13) ; Add carry to upper 20 bits

## DADDX.A DADDX[.W] DADDX.B

 SyntaxOperation
Description

Status Bits

Mode Bits
Example

Add source address-word and carry decimally to destination address-word
Add source word and carry decimally to destination word
Add source byte and carry decimally to destination byte
DADDX.A src,dst
DADDX src,dst or DADDX.W src,dst
DADDX.B src,dst
src $+\mathrm{dst}+\mathrm{C} \rightarrow \mathrm{dst}$ (decimally)
The source operand and the destination operand are treated as two (.B), four (.W), or five (.A) binary coded decimals (BCD) with positive signs. The source operand and the carry bit C are added decimally to the destination operand. The source operand is not affected. The previous contents of the destination are lost. The result is not defined for non-BCD numbers. Both operands may be located in the full address space.

N: Set if MSB of result is 1 (address-word $>79999$ h, word $>7999 h$, byte $>79 \mathrm{~h}$ ), reset if MSB is 0 .
Z: Set if result is zero, reset otherwise.
C: Set if the BCD result is too large (address-word > 99999h, word >9999h, byte >99h), reset otherwise.
V : Undefined.
OSCOFF, CPUOFF, and GIE are not affected.
Decimal 10 is added to the 20-bit BCD counter DECCNTR located in two words.

DADDX.A \#10h,\&DECCNTR ; Add 10 to 20-bit BCD counter
The eight-digit BCD number contained in 20-bit addresses BCD and BCD+2 is added decimally to an eight-digit BCD number contained in R4 and R5 ( $B C D+2$ and $R 5$ contain the MSDs).

| CLRC |  | ; Clear carry |
| :--- | :--- | :--- |
| DADDX.W | BCD,R4 | ; Add LSDs |
| DADDX.W | BCD +2, R5 | ; Add MSDs with carry |
| JC | OVERFLOW | ; Result >99999999: go to error routine |
| .. |  | Result ok |

The two-digit BCD number contained in 20-bit address BCD is added decimally to a two-digit $B C D$ number contained in $R 4$.

| CLRC | ; Clear carry |
| :--- | :--- |
| DADDX.B | BCD,R4Add BCD to R4 decimally.$\quad ;$ R4: 000ddh |

* DECX.A Decrement destination address-word* DECX[.W]* DECX.B
Decrement destination word
Decrement destination byte
Syntax
DECX dst
DECX dst ..... dst
DECX.B ..... dst
Operation dst - 1 ->dst
Emulation SUBX.A \#1,dst
SUBX ..... \#1,dst
SUBX.B \#1,dst
Des criptionThe destination operand is decremented by one. The original contents arelost.
Status Bits $N$ : Set if result is negative, reset if positive
Z: Set if dst contained 1, reset otherwise
$C$ : Reset if dst contained 0 , set otherwise
V : Set if an arithmetic overflow occurs, otherwise reset.
Mode Bits
OSCOFF, CPUOFF, and GIE are not affected.
Example RAM address-word TONI is decremented by 1
DECX.A TONI ; DecrementTONI

| * DECDX.A | Double-decrement destination address-word |
| :---: | :---: |
| * DECDX[.W] | Double-decrement destination word |
| * DECDX.B | Double-decrement destination byte |
| Syntax | DECDX.A dst   <br> DECDX dst or DECDX.W dst <br> DECDX.B dst   |
| Operation | dst-2 -> dst |
| Emulation | SUBX.A \#2,dst |
|  | SUBX \#2,dst |
|  | SUBX.B \#2,dst |
| Description | The destination operand is decremented by two. The original contents are lost. |
| Status Bits | $N$ : Set if result is negative, reset if positive |
|  | Z: Set if dst contained 2 , reset otherwise |
|  | C: Reset if dst contained 0 or 1, set otherwise |
|  | V: Set if an arithmetic overflow occurs, otherwise reset. |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | RAM address-word TONI is decremented by 2. |
|  | DECDX.A TONI ; Decrement TONI by two |

*INCX.A

* INCX[.W]
*INCX.B
Syntax

Operation
Emulation

Description
Status Bits

Increment destination address-word
Increment destination word
Increment destination byte

INCX.A dst
INCX dst or INCX.W dst
dst + 1 -> dst
ADDX.A \#1,dst
ADDX \#1,dst
ADDX.B \#1,dst
The destination operand is incremented by one. The original contents are lost.
$N$ : Set if result is negative, reset if positive
Z: Set if dst contained OFFFFFh, reset otherwise
Set if dst contained OFFFFh, reset otherwise
Set if dst contained OFFh, reset otherwise
$C$ : Set if dst contained OFFFFFh, reset otherwise
Set if dst contained OFFFFh, reset otherwise Set if dst contained OFFh, reset otherwise
V: Set if dst contained 07F FFh, reset otherwise Set if dst contained 07F FFh, reset otherwise Set if dst contained 07Fh, reset otherwise
Mode Bits
OSCOFF, CPUOFF, and GIE are not affected.
Example
RAM address-word TONI is incremented by 1.
INCX.A TONI ; Increment TONI (20-bits)

| * INCDX.A | Double-increment destination address-word |
| :---: | :---: |
| * INCDX[.W] | Double-increment destination word |
| * INCDX.B | Double-increment destination byte |
| Syntax | INCDX.A dst    <br> INCDX dst or INCDX.W dst <br> INCDX.B dst    |
| Operation | dst + 2 -> dst |
| Emulation | ADDX.A \#2,dst |
|  | ADDX \#2,dst |
|  | ADDX.B \#2,dst |
| Example | The destination operand is incremented by two. The original contents are lost. |
| Status Bits | $N$ : Set if result is negative, reset if positive |
|  | Z: Set if dst contained OFFFFEh, reset otherwise Set if dst contained OFFFEh, reset otherwise Set if dst contained OFEh, reset otherwise |
|  |  |
|  |  |
|  | C: Set if dst contained OFFFFEh or OFFFFFh, reset otherwise Set if dst contained OFFFEh or OFFFFh, reset otherwise Set if dst contained OFEh or OFFh, reset otherwise |
|  |  |
|  |  |
|  | V: Set if dst contained 07FFFEh or 07FFFFh, reset otherwise Set if dst contained 07FFEh or 07FFFh, reset otherwise |
|  |  |
|  | Set if dst contained 07Eh or 07Fh, reset otherwise |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | RAM byte LEO is incremented by two; PC points to upper memory |
|  | INCDX.B LEO ; Increment LEO by two |


| * INVX.A | Invert destination |
| :---: | :---: |
| * INVX[.W] | Invert destination |
| * INVX.B | Invert destination |
| Syntax | INVX.A dst |
|  | INVX dst or INVX.W dst |
|  | INVX.B dst |
| Operation | .NOT.dst -> dst |
| Emulation | XORX.A \#OFFFFFh,dst |
|  | XORX \#OFFFFh,dst |
|  | XORX.B \#OFFh,dst |
| Description | The destination operand is inverted. The original contents are lost. |
| Status B its | $N$ : Set if result is negative, reset if positive |
|  | Z: Set if dst contained OFFFFFh, reset otherwise |
|  | Set if dst contained OFFFFh, reset otherwise |
|  | Set if dst contained OFFh, reset otherwise |
|  | C: Set if result is not zero, reset otherwise ( $=$.NOT. Zero) |
|  | V: Set if initial destination operand was negative, otherwise reset |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | 20-bit content of R 5 is negated (twos complement). |
|  | INVX.A R5 ; Invert R 5 |
|  | INCX.A R5 ; R 5 is now negated |
| Example | Content of memory byte LEO is negated. PC is pointing to upper memory |
|  | INVX.B LEO ; Invert LEO |
|  | INCX.B LEO ; MEM(LEO) is negated |

## MOVX.A MOVX[.W] MOVX.B

 SyntaxOperation
Description

Status Bits

Mode Bits
Example

Example

## Example

Move source address-word to destination address-word
Move source word to destination word
Move source byte to destination byte
MOVX.A src,dst
MOVX src,dst or MOVX.W src,dst
MOVX.B src,dst
$\mathrm{src} \rightarrow \mathrm{dst}$
The source operand is copied to the destination. The source operand is not affected. Both operands may be located in the full address space.

N: Not affected
Z: Not affected
C: Not affected
V: Not affected
OSCOFF, CPUOFF, and GIE are not affected.
Move a 20 -bit constant 18000 h to absolute address-word EDE.

MOVX.A \#018000h,\&EDE ; Move 18000h to EDE
The contents of table EDE (word data, 20-bit addresses) are copied to table TOM. The length of the table is 030h words.

MOVA \#EDE,R10 ; Prepare pointer (20-bit address)
Loop MOVX.W @R10+,TOM-EDE-2(R10) ; R10 points to both tables. R10+2

CMPA \#EDE $+60 \mathrm{~h}, \mathrm{R} 10$; End of table reached?
JLO Loop ;Not yet
; Copy completed
The contents of table EDE (byte data, 20-bit addresses) are copied to table TOM. The length of the table is 020 h bytes.

|  | MOVA | \#EDE,R10 | ; Prepare pointer (20-bit) |
| :--- | :--- | :--- | :--- |
| MOV | \#20h,R9 | ; Prepare counter |  |
| Loop | MOVX.B | @R10+,TOM-EDE-1(R10) | ; R10 points to both tables. |
|  |  | ;R10+1 |  |

Ten of the 28 possible addressing combinations of the MOVX.A instruction can use the MOVA instruction. This saves two bytes and code cycles. Examples for the addressing combinations are:

| MOVX.A | Rsrc,Rdst | MOVA Rsrc,Rdst | ; Reg/Reg |  |
| :--- | :--- | :--- | :--- | :--- |
| MOVX.A | \#mm20,Rdst | MOVA | \#mm20,Rdst | ; Immediate/Reg |
| MOVX.A | \&abs20,Rdst | MOVA \&abs20,Rdst | ; Absolute/Reg |  |
| MOVX.A | @Rsrc,Rdst | MOVA @Rsrc,Rdst | ; Indirect/Reg |  |
| MOVX.A | @Rsrc+,Rdst | MOVA @Rsrc+,Rdst | ; Indirect,Auto/Reg |  |
| MOVX.A | Rsrc,\&abs20 | MOVA Rsrc,\&abs20 | ; Reg/Absolute |  |

The next four replacements are possible only if 16-bit indexes are sufficient for the addressing.

| MOVX.A | z20(Rsrc),Rdst | MOVA | z16(Rsrc),Rdst; Indexed/Reg |  |
| :--- | :--- | :--- | :--- | :--- |
| MOVX.A | Rsrc,z20(Rdst) | MOVA | Rsrc,z16(Rdst); Reg/Indexed |  |
| MOVX.A | symb20,Rdst | MOVA | symb16,Rdst | ; Symbolic/Reg |
| MOVX.A | Rsrc,symb20 | MOVA | Rsrc,symb16 | ; Reg/Symbolic |

POPM.A POPM[.W]
Restore n CPU registers (20-bit data) from the stack
Restore n CPU registers (16-bit data) from the stack
Syntax
Operation
Description
Status Bits

Not affected, except SR is included in the operation
POPM.A \#n,Rdst $1 \leq n \leq 16$
POPM.W \#n,Rdst or POPM \#n,Rdst ..... $1 \leq \mathrm{n} \leq 16$
POPM.A: Restore the register values from stack to the specified CPU registers. The stack pointer SP is incremented by four for each register restored from stack. The 20-bit values from stack ( 2 words per register) are restored to the registers.
POPM.W: Restore the 16 -bit register values from stack to the specified CPU registers. The stack pointer SP is incremented by two for each register restored from stack. The 16 -bit values from stack (one word per register) are restored to the CPU registers.
Note : This does not use the extension word.
POPM.A: The CPU registers pushed on the stack are moved to the extended CPU registers, starting with the CPU register (Rdst $-\mathrm{n}+1$ ). The stack pointer is incremented by $(\mathrm{n} \times 4)$ after the operation.
POPM.W: The 16 -bit registers pushed on the stack are moved back to the CPU registers, starting with CPU register ( $\mathrm{Rdst}-\mathrm{n}+1$ ). The stack pointer is incremented by $(\mathrm{n} \times 2$ ) after the instruction. The MSBs (Rdst.19:16) of the restored CPU registers are cleared

## Mode Bits

## Example

## Example

OSCOFF, CPUOFF, and GIE are not affected, except SR is included in the operation.

Restore the 20-bit registers R 9, R 10, R 11, R12, R 13 from the stack.

POPM.A \#5,R13 ; Restore R9, R10, R11, R12, R13
Restore the 16 -bit registers R9, R10, R11, R12, R 13 from the stack.

POPM.W \#5,R13 ; Restore R9, R10, R11, R12, R13

PUSHM.A
PUSHM[.W
Syntax

Operation

Description

Status Bits
Mode Bits
Example

Example

Save n CPU registers (20-bit data) on the stack Save n CPU registers ( 16 -bit words) on the stack

PUSHM.A \#n,Rdst $1 \leq n \leq 16$
PUSHM.W \#n,Rdst or PUSHM \#n,Rdst $1 \leq n \leq 16$
PUSHM.A: Save the 20-bit CPU register values on the stack. The stack pointer (SP) is decremented by four for each register stored on the stack. The MSBs are stored first (higher address).

PUSHM.W: Save the 16 -bit CPU register values on the stack. The stack pointer is decremented by two for each register stored on the stack.

PUSHM.A: The n CPU registers, starting with Rdst backwards, are stored on the stack. The stack pointer is decremented by $(n \times 4)$ after the operation. The data (Rn.19:0) of the pushed CPU registers is not affected.

PUSHM.W: The n registers, starting with Rdst backwards, are stored on the stack. The stack pointer is decremented by ( $n \times 2$ ) after the operation. The data ( Rn .19:0) of the pushed CPU registers is not affected.

Note : This instruction does not use the extension word.
Not affected.
OSCOFF, CPUOFF, and GIE are not affected.
Save the five 20-bit registers R9, R10, R11, R 12, R 13 on the stack.

PUSHM.A \#5,R13 ;Save R13, R12, R11,R10, R9
Save the five 16 -bit registers R9, R10, R11, R12, R13 on the stack.

PUSHM.W \#5,R13 ; Save R13, R12, R11, R10, R 9

## * POPX.A <br> * POPX[.W] <br> * POPX.B

Syntax

Operation

Emulation
Description

Status Bits
Mode Bits
Example

Example

Restore single address-word from the stack
Restore single word from the stack
Restore single byte from the stack
POPX.A dst
POPX dst or POPX.W dst
POPX.B
dst
Restore the $8 / 16 / 20$-bit value from the stack to the destination. 20 -bit addresses are possible. The stack pointer SP is incremented by two (byte and word operands) and by four (address-word operand).
$\operatorname{MOVX}(. B, . A) \quad @ S P+$,dst
The item on TOS is written to the destination operand. Register Mode, Indexed Mode, Symbolic Mode, and Absolute Mode are possible. The stack pointer is incremented by two or four.

Note: the stack pointer is incremented by two also for byte operations.
Not affected.
OSCOFF, CPUOFF, and GIE are not affected.
Write the 16 -bit value on TOS to the 20 -bit address \&EDE.

POPX.W \&EDE ; Write word to address EDE
Write the 20 -bit value on TOS to $R 9$.

POPX.A R9 ; Write address-word to R9

## PUSHX.A PUSHX[.W] PUSHX.B

 SyntaxOperation


Status Bits
Mode Bits
Example

Example

Save a single address-word on the stack
Save a single word on the stack
Save a single byte on the stack
PUSHX.A Src
PUSHX src or PUSHX.W src
PUSHX.B src
Save the 8/16/20-bit value of the source operand on the TOS. 20-bit addresses are possible. The stack pointer (SP) is decremented by two (byte and word operands) or by four (address-word operand) before the write operation.

The stack pointer is decremented by two (byte and word operands) or by four (address-word operand). Then the source operand is written to the TOS. All seven addressing modes are possible for the source operand.

Note : This instruction does not use the extension word.
Not affected.
OSCOFF, CPUOFF, and GIE are not affected.
Save the byte at the 20 -bit address \&EDE on the stack.

PUSHX.B \&EDE ; Save byte at address EDE
Save the 20-bit value in R9 on the stack.

PUSHX.A R9 ; Save address-word in R9

## RLAM.A

RLAM[.W]

## Syntax

Operation

## Description

## Status Bits

Mode Bits
Example

Rotate Left Arithmetically the 20 -bit CPU register content Rotate Left Arithmetically the 16 -bit CPU register content

RLAM.A \#n,Rdst $1 \leq n \leq 4$
RLAM.W \#n,Rdst or RLAM \#n,Rdst $1 \leq n \leq 4$
$\mathrm{C} \leftarrow \mathrm{MSB} \leftarrow \mathrm{MSB}-1 . . . \mathrm{LSB}+1 \leftarrow \mathrm{LSB} \leftarrow 0$
The destination operand is shifted arithmetically left one, two, three, or four positions as shown in Figure 4-44. RLAM works as a multiplication (signed and unsigned) with $2,4,8$, or 16 . The word instruction RLAM.W clears the bits Rdst.19:16

Note : This instruction does not use the extension word.
N : $\quad$ Set if result is negative

$$
\text { .A: Rdst. } 19=1 \text {, reset if Rdst. } 19=0
$$ .W: Rdst. $15=1$, reset if R dst. $15=0$

Z: $\quad$ Set if result is zero, reset otherwise
C: Loaded from the MSB $(n=1)$, MSB-1 $(n=2)$, MSB-2 $(n=3)$, MSB-3 ( $\mathrm{n}=4$ )
V: Undefined
OSCOFF, CPUOFF, and GIE are not affected.
The 20-bit operand in R5 is shifted left by three positions. It operates equal to an arithmetic multiplication by 8 .

$$
\text { RLAM.A \#3,R5 ;R5 = R } 5 \times 8
$$

Figure 4-44. Rotate Left Arithmetically RLAM[.W] and RLAM.A


```
* RLAX.A
* RLAX[.W]
* RLAX.B
R otate left arithmetically address-word
R otate left arithmetically word
R otate left arithmetically byte
Syntax
RLAX.B dst
RLAX dst or RLAX.W dst
RLAX.B dst
Operation
C<- MSB <- MSB-1 .... LSB+1 <- LSB <- 0
Emulation
ADDX.A dst,dst
ADDX dst,dst
ADDX.B dst,dst
The destination operand is shifted left one position as shown in Figure 4-45. The MSB is shifted into the carry bit (C) and the LSB is filled with 0 . The R LAX instruction acts as a signed multiplication by 2 .
```

Figure 4-45. Destination Operand-Arithmetic Shift Left


## Status Bits

Mode Bits
Example

N: Set if result is negative, reset if positive
Z: Set if result is zero, reset otherwise
C: Loaded from the MSB
V: Set if an arithmetic overflow occurs:
the initial value is $040000 \mathrm{~h} \leq \mathrm{dst}<0 \mathrm{C} 0000 \mathrm{~h}$; reset otherwise
Set if an arithmetic overflow occurs:
the initial value is $04000 \mathrm{~h} \leq \mathrm{dst}<0 \mathrm{C} 000 \mathrm{~h}$; reset otherwise
Set if an arithmetic overflow occurs:
the initial value is $040 \mathrm{~h} \leq \mathrm{dst}<0 \mathrm{COh}$; reset otherwise
OSCOFF, CPUOFF, and GIE are not affected.
The 20 -bit value in R 7 is multiplied by 2 .
RLAX.A R7 ; Shift left R7 (20-bit)

| * RLCX.A | Rotate left through carry address-word |
| :---: | :---: |
| *RLCX[.W] | R otate left through carry word |
| *RLCX.B | R otate left through carry byte |
| Syntax | RLCX.A dst |
|  | RLCX dst or RLCX.W dst |
|  | RLCX.B dst |
| Operation | C <- MSB <- MSB-1 .... LSB+1 <- LSB <-C |
| Emulation | ADDCX.A dst,dst |
|  | ADDCX dst,dst |
|  | ADDCX.B dst,dst |
| Description | The destination operand is shifted left one position as shown in Figure 4-46. |
|  | The carry bit ( $C$ ) is shifted into the LSB and the MSB is shifted into the carry bit (C). |

Figure 4-46. Destination Operand-Carry Left Shift


Status Bits

Mode Bits
Example

Example

N : Set if result is negative, reset if positive
Z: Set if result is zero, reset otherwise
C: Loaded from the MSB
V: Set if an arithmetic overflow occurs the initial value is $040000 \mathrm{~h} \leq \mathrm{dst}<0 \mathrm{C} 0000 \mathrm{~h}$; reset otherwise Set if an arithmetic overflow occurs: the initial value is $04000 \mathrm{~h} \leq \mathrm{dst}<0 \mathrm{C} 000 \mathrm{~h}$; reset otherwise Set if an arithmetic overflow occurs: the initial value is $040 \mathrm{~h} \leq \mathrm{dst}<0 \mathrm{C} 0 \mathrm{~h}$; reset otherwise

OSCOFF, CPUOFF, and GIE are not affected.
The 20-bit value in R5 is shifted left one position.

$$
\text { RLCX.A R5 } \quad ;(\mathrm{R} 5 \times 2)+\mathrm{C} \rightarrow \mathrm{R} 5
$$

The RAM byte LEO is shifted left one position. PC is pointing to upper memory

$$
\text { RLCX.B LEO } \quad ; \operatorname{RAM}(L E O) \times 2+C->R A M(L E O)
$$

## RRAM.A RRAM[.W]

Syntax

Operation

Status Bits

Mode Bits
Example

R otate Right Arithmetically the 20-bit CPU register content
R otate Right Arithmetically the 16 -bit CPU register content
RRAM.A $\quad \# n, R d s t \quad 1 \leq n \leq 4$
RRAM.W \#n,Rdst or RRAM \#n,Rdst $1 \leq n \leq 4$
MSB $\rightarrow$ MSB $\rightarrow$ MSB-1 $\ldots$ LSB $+1 \rightarrow$ LSB $\rightarrow$ C

The destination operand is shifted right arithmetically by one, two, three, or four bit positions as shown in Figure 4-47. The MSB retains its value (sign). RRAM operates equal to a signed division by $2 / 4 / 8 / 16$. The MSB is retained and shifted into MSB-1. The LSB+1 is shifted into the LSB, and the LSB is shifted into the carry bit C. The word instruction RRAM.W clears the bits R dst.19:16.

Note : This instruction does not use the extension word.

N : $\quad$ Set if result is negative
.A: Rdst. $19=1$, reset if Rdst. $19=0$ .W: Rdst. $15=1$, reset if Rdst. $15=0$
Z: $\quad$ Set if result is zero, reset otherwise
C: Loaded from the LSB $(n=1), \operatorname{LSB}+1(n=2), L S B+2(n=3)$, or LSB +3 ( $\mathrm{n}=4$ )
V: Reset
OSCOFF, CPUOFF, and GIE are not affected.
The signed 20-bit number in R5 is shifted arithmetically right two positions.

RRAM.A \#2,R5 ;R5/4 ->R5
The signed 20-bit value in R 15 is multiplied by $0.75 .(0.5+0.25) \times R 15$

| PUSHM.A | $\# 1, R 15$ | $;$ Save extended R15 on stack |
| :--- | :--- | :--- |
| RRAM.A | $\# 1, R 15$ | $; R 15 \times 0.5->R 15$ |
| ADDX.A | $@ S P+, R 15$ | $; R 15 \times 0.5+R 15=1.5 \times R 15->R 15$ |
| RRAM.A | $\# 1, R 15$ | $;(1.5 \times R 15) \times 0.5=0.75 \times R 15->R 15$ |

Figure 4-47. Rotate Right Arithmetically RRAM[.W] and RRAM.A

RRAX.A RRAX[.W] RRAX.B
Rotate Right Arithmetically the 20 -bit operand
R otate Right Arithmetically the 16 -bit operand
Operation
Description

## Syntax <br> Syntax

Status Bits

Status Bits
Mode Bits

Mode Bits

RRAX.A Rdst
RRAX.W Rdst
RRAX Rdst
RRAX.B Rdst
RRAX.A dst
RRAX.W dst or RRAX dst
RRAX.B dst
MSB $\rightarrow$ MSB $\rightarrow$ MSB-1 $\ldots$ L.. LSB $+1 \rightarrow$ LSB $\rightarrow$ C
Register Mode for the destination: the destination operand is shifted right by one bit position as shown in Figure $4-48$. The MSB retains its value (sign). The word instruction RRAX.W clears the bits Rdst.19:16, the byte instruction RRAX.B clears the bits Rdst.19:8. The MSB retains its value (sign), the LSB is shifted into the carry bit. RRAX here operates equal to a signed division by 2.

All other modes for the destination: the destination operand is shifted right arithmetically by one bit position as shown in Figure 4-49. The MSB retains its value (sign), the LSB is shifted into the carry bit. RRAX here operates equal to a signed division by 2 . All addressing modes - with the exception of the Immediate Mode - are possible in the full memory.
$\mathrm{N}: \quad$ Set if result is negative
.A: dst. $19=1$, reset if dst. $19=0$
W: dst. $15=1$, reset if dst. $15=0$
.B: dst. $7=1$, reset if dst. $7=0$
Z: $\quad$ Set if result is zero, reset otherwise
C: Loaded from LSB
V: Reset
OSCOFF, CPUOFF, and GIE are not affected.

The signed 20-bit number in R5 is shifted arithmetically right four positions.

| RPT | $\# 4$ |  |
| :--- | :--- | :--- |
| RRAX.A | R5 | R $5 / 16->$ R 5 |

Example
The signed 8 -bit value in EDE is multiplied by 0.5 .

RRAX.B \&EDE ;EDE/2->EDE
Figure 4-48. Rotate Right Arithmetically RRAX(.B,.A). Register Mode


Figure 4-49. Rotate Right Arithmetically R RAX (.B,.A). Non-Register Mode


| 31 | 20 |  |
| :--- | :--- | :--- |
| 0 | $----\cdots-------$ | 0 |



## RRCM.A RRCM[.W] <br> Rotate Right through carry the 20 -bit CPU register content Rotate Right through carry the 16 -bit CPU register content

## Syntax

Operation
RRCM.A \#n,Rdst $1 \leq n \leq 4$
RRCM.W \#n,Rdst or RRCM \#n,Rdst $1 \leq n \leq 4$

Description

Status Bits

Mode Bits

## Example

Example
$\mathrm{C} \rightarrow$ MSB $\rightarrow$ MSB- $1 \rightarrow \ldots$ LSB $+1 \rightarrow$ LSB $\rightarrow \mathrm{C}$
The destination operand is shifted right by one, two, three, or four bit positions as shown in Figure 4-50. The carry bit $C$ is shifted into the MSB, the LSB is shifted into the carry bit. The word instruction RRCM.W clears the bits Rdst.19:16

Note : This instruction does not use the extension word.
N : $\quad$ Set if result is negative

$$
\text { .A: Rdst. } 19=1 \text {, reset if Rdst. } 19=0
$$ .W: Rdst. $15=1$, reset if Rdst. $15=0$

Z: $\quad$ Set if result is zero, reset otherwise
C: Loaded from the LSB $(n=1), L S B+1(n=2), L S B+2(n=3)$ or $L S B+3$ ( $\mathrm{n}=4$ )
V: Reset
OSCOFF, CPUOFF, and GIE are not affected.
The address-word in R5 is shifted right by three positions. The MSB-2 is loaded with 1.

$$
\begin{aligned}
& \text { SETC } \quad \text {; Prepare carry for MSB-2 } \\
& \text { RRCM.A \#3,R5 } \quad ; R 5=R 5 » 3+20000 \mathrm{~h} \\
& \text { The word in R6 is shifted right by two positions. The MSB is loaded with the } \\
& \text { LSB. The MSB-1 is loaded with the contents of the carry flag. }
\end{aligned}
$$

RRCM.W \#2,R6 $\quad ; R 6=R 6 » 2 . R 6 \cdot 19: 16=0$
Figure 4-50. Rotate Right Through Carry RRCM[.W] and RRCM.A


## RRCX.A RRCX[.W] RRCX.B

 SyntaxOperation
Description

Status Bits

Mode Bits

Rotate Right through carry the 20-bit operand
R otate Right through carry the 16 -bit operand
Rotate Right through carry the 8 -bit operand
RRCX.A Rdst
RRCX.W Rdst
RRCX Rdst
RRCX.B Rdst
RRCX.A dst
RRCX.W dst or RRCX dst
RRCX.B dst
$\mathrm{C} \rightarrow$ MSB $\rightarrow$ MSB-1 $\rightarrow \ldots$ LSB $+1 \rightarrow$ LSB $\rightarrow$ C
Register Mode for the destination: the destination operand is shifted right by one bit position as shown in Figure 4-51. The word instruction RRCX.W clears the bits Rdst.19:16, the byte instruction RRCX.B clears the bits Rdst.19:8. The carry bit C is shifted into the MSB, the LSB is shifted into the carry bit.

All other modes for the destination: the destination operand is shifted right by one bit position as shown in Figure 4-52. The carry bit C is shifted into the MSB, the LSB is shifted into the carry bit. All addressing modes - with the exception of the Immediate Mode - are possible in the full memory.

N : $\quad$ Set if result is negative
.A: dst. $19=1$, reset if dst. $19=0$
.W: dst. $15=1$, reset if dst. $15=0$
.B: dst. $7=1$, reset if dst. $7=0$
Z: $\quad$ Set if result is zero, reset otherwise
C: Loaded from LSB
V: Reset
OSCOFF, CPUOFF, and GIE are not affected.

The 20-bit operand at address EDE is shifted right by one position. The MSB is loaded with 1.

| SETC | ; Prepare carry for MSB |
| :--- | :--- |
| RRCX.A EDE | $; E D E=E D E » 1+80000 \mathrm{~h}$ |

Example The word in R6 is shifted right by twelve positions.

$$
\begin{array}{lll}
\text { RPT } & \# 12 \\
\text { RRCX.W } & \text { R6 } & ; R 6=R 6 » 12 . ~ R 6 \cdot 19: 16=0
\end{array}
$$

Figure 4-51. R otate Right Through Carry RRCX(.B,.A). Register Mode


Figure 4-52. R otate Right Through Carry RRCX(.B,.A). Non-R egister Mode


## RRUM.A RRUM[.W]

Syntax

Operation
Description

Status Bits

Mode Bits
Example

Example

Rotate Right Unsigned the 20-bit CPU register content Rotate Right Unsigned the 16 -bit CPU register content

RRUM.A \#n,Rdst $1 \leq n \leq 4$
RRUM.W \#n,Rdst or RRUM \#n,Rdst $1 \leq n \leq 4$
$0 \rightarrow$ MSB $\rightarrow$ MSB-1. $\rightarrow \ldots$ LSB $+1 \rightarrow$ LSB $\rightarrow$ C
The destination operand is shifted right by one, two, three, or four bit positions as shown in Figure 4-53. Zero is shifted into the MSB, the LSB is shifted into the carry bit. RRUM works like an unsigned division by $2,4,8$, or 16 . The word instruction RRUM.W clears the bits Rdst.19:16.

Note : This instruction does not use the extension word.
N : $\quad$ Set if result is negative
.A: Rdst. $19=1$, reset if R dst. $19=0$
.W: Rdst. $15=1$, reset if Rdst. $15=0$
Z: $\quad$ Set if result is zero, reset otherwise
C: Loaded from the LSB $(n=1), L S B+1(n=2), L S B+2(n=3)$ or $L S B+3$ ( $\mathrm{n}=4$ )
V: Reset
OSCOFF, CPUOFF, and GIE are not affected.
The unsigned address-word in R 5 is divided by 16 .

RRUM.A \#4,R5 ;R5 = R5 »4. R5/16
The word in R 6 is shifted right by one bit. The MSB R 6.15 is loaded with 0 .

$$
\text { RRUM.W \#1,R6 } ; R 6=R 6 / 2 . R 6 \cdot 19: 15=0
$$

Figure 4-53. Rotate Right Unsigned RRUM[.W] and RRUM.A


## RRUX.A RRUX[.W] RRUX.B

Rotate Right unsigned the 20 -bit operand
Rotate Right unsigned the 16 -bit operand
Rotate Right unsigned the 8-bit operand
Syntax

Operation

## Description

Status Bits

Mode Bits
Example
RRUX.A Rdst
RRUX.W Rdst
RRUX Rdst
RRUX.B Rdst
$\mathrm{C}=0 \rightarrow \mathrm{MSB} \rightarrow$ MSB-1 $\rightarrow \ldots$ LSB $+1 \rightarrow$ LSB $\rightarrow \mathrm{C}$ Zero is shifted into the MSB, the LSB is shifted into the carry bit.

N : $\quad$ Set if result is negative
.A: dst. $19=1$, reset if dst. $19=0$
.W: dst. $15=1$, reset if dst. $15=0$
.B: dst. $7=1$, reset if dst. $7=0$
Z: $\quad$ Set if result is zero, reset otherwise
C: Loaded from LSB
V: Reset
OSCOFF, CPUOFF, and GIE are not affected.
The word in R 6 is shifted right by twelve positions.

RRUX is valid for register Mode only: the destination operand is shifted right by one bit position as shown in Figure 4-54. The word instruction RRUX.W clears the bits Rdst.19:16. The byte instruction RRUX.B clears the bits Rdst.19:8.

$$
\begin{array}{lll}
\text { RPT } & \# 12 \\
\text { RRUX.W } & \text { R6 } & ; R 6=R 6 » 12 \cdot R 6 \cdot 19: 16=0
\end{array}
$$

Figure 4-54. R otate Right Unsigned R RUX (.B, A). Register Mode


| * SBCX.A | Subtract source and borrow/.NOT. carry from destination address-word |
| :---: | :---: |
| * SBCX[.W] | Subtract source and borrow/.NOT. carry from destination word |
| *SBCX.B | Subtract source and borrow/.NOT. carry from destination byte |
| Syntax | SBCX.A dst   <br> SBCX dst or SBCX.W dst <br> SBCX.B dst   |
| Operation | dst +0 FFFFFh + C $->d s t$ <br> dst +0 FFFFh + C $->d s t$ <br> dst $+0 \mathrm{FFh}+\mathrm{C}->\mathrm{dst}$ |
| Emulation | SUBCX.A \#0,dst <br> SUBCX \#0,dst <br> SUBCX.B \#0,dst |
| Description | The carry bit ( $C$ ) is added to the destination operand minus one. The previous contents of the destination are lost. |
| Status Bits | N : Set if result is negative, reset if positive <br> Z: Set if result is zero, reset otherwise <br> C: Set if there is a carry from the MSB of the result, reset otherwise. Set to 1 if no borrow, reset if borrow. <br> V: Set if an arithmetic overflow occurs, reset otherwise. |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | The 8 -bit counter pointed to by R13 is subtracted from a 16 -bit counter pointed to by R12. |
|  | SUBX.B @ R13,0(R12) ; Subtract LSDs <br> SBCX.B 1(R12) ; Subtract carry from MSD |
|  | Note: Borrow Implementation. |

Syntax
Operation
Description
Status Bits
Mode Bits
Example

Example

Example
SUBX.A ..... SUBX[.W]

SUBX.B

Subtract source address-word from destination address-word

Subtract source word from destination word

Subtract source byte from destination byte
OSCOFF, CPUOFF, and GIE are not affected.
A 20-bit constant 87654h is subtracted from EDE (LSBs) and EDE +2 (MSBs).

## SUBX.A \#87654h,EDE ; Subtract 87654h from EDE +2|E DE

SUBX.A src,dst
SUBX src,dst or SUBX.W src,dst
SUBX.B src,dst
(.not. src) $+1+d s t \rightarrow d s t \quad$ or $d s t-\operatorname{src} \rightarrow d s t$

The source operand is subtracted from the destination operand. This is made by adding the 1 's complement of the source +1 to the destination. The source operand is not affected. The result is written to the destination operand. Both operands may be located in the full address space.
$\mathrm{N}: \quad$ Set if result is negative (src >dst), reset if positive (src <= dst)
Z: $\quad$ Set if result is zero (src $=\mathrm{dst}$ ), reset otherwise ( $\mathrm{src}=\mathrm{dst}$ )
C: Set if there is a carry from the MSB, reset otherwise
V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow).

OSCOFF, CPUOFF, and GIE are not affected.
A 20-bit constant 87654h is subtracted from EDE (LSBs) and EDE +2 (MSBs).

A table word pointed to by R5 (20-bit address) is subtracted from R 7. J ump to label TON If R 7 contains zero after the instruction. R5 is auto-incremented by 2. $R 7.19: 16=0$

SUBX.W @ R 5 +,R7 ; Subtract table number from R 7. R $5+2$
JZ TONI ; R 7 = @ R5 (before subtraction)
... ; R $7<>$ @ R5 (before subtraction)
Byte CNT is subtracted from the byte R12 points to in the full address space. Address of CNT is within PC $\pm 512 \mathrm{~K}$.

SUBX.B CNT,0(R12) ; Subtract CNT from @ R12
Note: Use SUBA for the following two cases for better density and execution.
SUBX.A Rsrc,Rdst or
SUBX.A \#imm20,Rdst

## SUBCX.A SUBCX[.W] SUBCX.B

 SyntaxOperation
Description

Status Bits

Mode Bits
Example

Subtract source address-word with carry from destination address-word Subtract source word with carry from destination word
Subtract source byte with carry from destination byte
SUBCX.A src,dst
SUBCX src,dst or SUBCX.W src,dst
SUBCX.B src,dst
(.not. src) $+\mathrm{C}+\mathrm{dst} \rightarrow \mathrm{dst}$ or $\mathrm{dst}-(\mathrm{src}-1)+\mathrm{C} \rightarrow \mathrm{dst}$

The source operand is subtracted from the destination operand. This is made by adding the 1's complement of the source + carry to the destination. The source operand is not affected, the result is written to the destination operand. Both operands may be located in the full address space.
$\mathrm{N}: \quad$ Set if result is negative $(M S B=1)$, reset if positive ( $\mathrm{MSB}=0$ )
Z: $\quad$ Set if result is zero, reset otherwise
C: Set if there is a carry from the MSB, reset otherwise
V : Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow).

OSCOFF, CPUOFF, and GIE are not affected.
A 20 -bit constant 87654 h is subtracted from R 5 with the carry from the previous instruction.

SUBCX.A \#87654h,R5 ;Subtract 87654h + C from R5
A 48-bit number ( 3 words) pointed to by R5 (20-bit address) is subtracted from a 48-bit counter in RAM, pointed to by R 7. R 5 auto-increments to point to the next 48-bit number.

SUBX.W @ R5+,0(R7) ; Subtract LSBs.R5 + 2
SUBCX.W @R5+,2(R7) ;Subtract MIDs with C. R 5 +2
SUBCX.W @ R5+,4(R7) ; Subtract MSBs with C. R $5+2$
Byte CNT is subtracted from the byte, R12 points to. The carry of the previous instruction is used. 20-bit addresses.

SUBCX.B \&CNT,0(R12) ; Subtract byte CNT from @ R 12

| SWPBX.A | Swap bytes of lower word |
| :---: | :---: |
| SWPBX[.W] | Swap bytes of word |
| Syntax | SWPBX.A $d s t$  <br> SWPBX.W dst or SWPBX dst |
| Operation | dst.15:8 $\Leftrightarrow$ dst.7:0 |
| Description | Register Mode: Rn.15:8 are swapped with Rn.7:0. When the .A extension is used, Rn.19:16 are unchanged. When the .W extension is used, Rn.19:16 are cleared. <br> Other Modes: When the .A extension is used, bits 31:20 of the destination address are cleared, bits 19:16 are left unchanged, and bits 15:8 are swapped with bits 7:0. When the.$W$ extension is used, bits $15: 8$ are swapped with bits 7:0 of the addressed word. |
| Status Bits | Not affected |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | Exchange the bytes of RAM address-word EDE. |
|  | MOVX.A \#23456h,\&EDE ; 23456h ->EDE |
|  | SWPBX.A EDE ; 25634h ->EDE |
| Example | Exchange the bytes of R 5 . |
|  | MOVA \#23456h,R5 $; 23456 \mathrm{~h}->$ R5 <br> SWPBX.W R5 $; 05634 \mathrm{~h}->$ R5 |

Figure 4-55. Swap Bytes SWPBX.A R egister Mode

Before SWPBX.A


Figure 4-56. Swap Bytes SWPBX.A In Memory

Before SWPBX.A


Figure 4-57. Swap Bytes SWP BX[.W] Register Mode


Figure 4-58. Swap Bytes SWPBX[.W] In Memory

## Before SWPBX

$\qquad$


After SWPBX

| 15 | 7 | 0 |
| :--- | :--- | :--- |
| Low Byte | High Byte |  |

SXTX.A SXTX[.W]

## Syntax

Operation

## Description

Status Bits

## Mode Bits

## Example

Extend sign of lower byte to address-word
Extend sign of lower byte to word

## SXTX.A dst

SXTX.W dst or SXTX dst
dst. $7 \rightarrow$ dst.15:8, Rdst. $7 \rightarrow$ Rdst.19:8 (Register Mode)
Register Mode:
The sign of the low byte of the operand (Rdst.7) is extended into the bits Rdst.19:8.

Other Modes:
SXTX.A: the sign of the low byte of the operand (dst.7) is extended into dst.19:8. The bits dst.31:20 are cleared.

SXTX[.W]: the sign of the low byte of the operand (dst.7) is extended into dst.15:8.

N : Set if result is negative, reset otherwise
Z: Set if result is zero, reset otherwise
C: $\quad$ Set if result is not zero, reset otherwise ( $C=$.not.Z)
V: Reset
OSCOFF, CPUOFF, and GIE are not affected.
The signed 8-bit data in EDE.7:0 is sign extended to 20 bits: EDE.19:8. Bits 31:20 located in EDE +2 are cleared.

SXTX.A \&EDE ; Sign extended EDE ->EDE +2/EDE
Figure 4-59. Sign Extend SXTX.A

## SXTX.A Rdst



SXTX.A dst


Figure 4-60. Sign Extend SXTX[.W]


| * TSTX.A | Test destination address-word |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| *TSTX[.W] | Test destination word |  |  |  |
| *TSTX.B | Test destination byte |  |  |  |
| Syntax | TSTX.A dst |  |  |  |
|  | TSTX dst or TST.W dst |  |  |  |
|  | TST.B |  |  |  |
| Operation | dst + 0FFFFFh +1 |  |  |  |
|  | dst +0 FFFFh +1 |  |  |  |
|  | dst $+0 \mathrm{FFh}+1$ |  |  |  |
| Emulation | CMPX.A \#0,dst |  |  |  |
|  | CMPX \#0,dst |  |  |  |
|  | CMPX.B \#0,dst |  |  |  |
| Description | The destination operand is compared with zero. The status bits are set according to the result. The destination is not affected. |  |  |  |
| Status Bits | N : Set if destination is negative, reset if positive <br> Z: Set if destination contains zero, reset otherwise <br> C: Set <br> V: Reset |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |  |  |  |
| Example | RAM byte LEO is tested; PC is pointing to upper memory. If it is negative, continue at LEONEG; if it is positive but not zero, continue at LEOPOS. |  |  |  |
|  |  | TSTX.B | LEO | ; Test LEO |
|  |  | JN | LEONEG | ; LEO is negative |
|  |  | J Z | LEOZERO | ; LEO is zero |
|  | LEOPOS | ... |  | ; LEO is positive but not zero |
|  | LEONEG | ...... |  | ; LEO is negative |
|  | LEOZERO | ...... |  | ; LEO is zero |


| XORX.A | Exclusive OR source address-word with destination address-word |
| :---: | :---: |
| XORX[.W] | Exclusive OR source word with destination word |
| XORX.B | Exclusive OR source byte with destination byte |
| Syntax | XORX.A src,dst |
|  | XORX src,dst or XORX.W src,dst |
|  | XORX.B src,dst |
| Operation | src .xor. dst $\rightarrow$ dst |
| Description | The source and destination operands are exclusively ORed. The result is placed into the destination. The source operand is not affected. The previous contents of the destination are lost. Both operands may be located in the full address space. |
| Status Bits | $N$ : Set if result is negative ( $M S B=1$ ), reset if positive ( $M S B=0$ ) |
|  | Z : Set if result is zero, reset otherwise |
|  | C: Set if result is not zero, reset otherwise (carry = .not. Zero) |
|  | V : Set if both operands are negative (before execution), reset otherwise. |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | Toggle bits in address-word CNTR (20-bit data) with information in address-word TONI (20-bit address). |
|  | XORX.A TONI,\&CNTR ; Toggle bits in CNTR |
| Example | A table word pointed to by R5 (20-bit address) is used to toggle bits in R6. |
|  | XORX.W @ R5,R6 ; Toggle bits in R6. R6.19:16=0 |
| Example | Reset to zero those bits in the low byte of $R 7$ that are different from the bits in byte EDE (20-bit address). |
|  | XORX.B EDE,R7 ; Set different bits to 1 in R 7 |
|  | INV.B R7 ; Invert low byte of R 7. R 7.19:8 $=0$. |

### 4.6.4 Address Instructions

MSP 430X address instructions are instructions that support 20-bit operands but have restricted addressing modes. The addressing modes are restricted to the Register mode and the Immediate mode, except for the MOVA instruction. Restricting the addressing modes removes the need for the additional extension-word op-code improving code density and execution time. The MSP430X address instructions are listed and described in the following pages.

| ADDA | Add 20-bit source to a 20-bit destination register |
| :---: | :---: |
| Syntax | ADDA Rsrc,Rdst <br> ADDA \#mm20,Rdst |
| Operation | src $+\mathrm{Rdst} \rightarrow \mathrm{Rdst}$ |
| Description | The 20-bit source operand is added to the 20-bit destination CPU register. The previous contents of the destination are lost. The source operand is not affected. |
| Status Bits | $\mathrm{N}: \quad$ Set if result is negative ( $\mathrm{Rdst.19=1}$ ), reset if positive (Rdst. $19=0$ ) |
|  | Z : Set if result is zero, reset otherwise |
|  | C: Set if there is a carry from the 20-bit result, reset otherwise |
|  | V : $\quad$ Set if the result of two positive operands is negative, or if the result of two negative numbers is positive, reset otherwise. |
| Mode Bits | OSCOFF, CPUOFF, and GIE are not affected. |
| Example | R5 is increased by 0 A 4320 h . The jump to TONI is performed if a carry occurs. |
|  | ADDA \#0A4320h,R5 ; Add A4320h to 20-bit R5 |
|  | JC TONI ;J ump on carry |
|  | ; No carry occurred |

*BRA Branch to destination
Syntax BRA dstOperationEmulationDescription
Status Bits
Mode Bits
Examples
dst $\rightarrow$ PC
MOVA dst,PC
An unconditional branch is taken to a 20-bit address anywhere in the full address space. All seven source addressing modes can be used. The branch instruction is an address-word instruction. If the destination address is contained in a memory location X , it is contained in two ascending words: X (LSBs) and ( $\mathrm{X}+2$ ) (MSBs).

N: Not affected
Z: Not affected
C: Not affected
V: Not affected
OSCOFF, CPUOFF, and GIE are not affected.
Examples for all addressing modes are given.
Immediate Mode: Branch to label EDE located anywhere in the 20-bit address space or branch directly to address.

| BRA \#EDE | ;MOVA \#mm20,PC |
| :--- | :--- | :--- |
| BRA \#01AA04h |  |

Symbolic Mode: Branch to the 20-bit address contained in addresses EXEC (LSBs) and EXEC +2 (MSBs). EXEC is located at the address ( $\mathrm{PC}+\mathrm{X}$ ) where $X$ is within $\pm 32 \mathrm{~K}$. Indirect addressing.

BRA EXEC ;MOVA z16(PC),PC
Note: if the 16-bit index is not sufficient, a 20-bit index may be used with the following instruction.

MOVX.A EXEC,PC ; 1M byte range with 20-bit index
Absolute Mode: Branch to the 20-bit address contained in absolute addresses EXEC (LSBs) and EXEC+2 (MSBs). Indirect addressing.

BRA \&EXEC ;MOVA \&abs20,PC
Register Mode: Branch to the 20-bit address contained in register R 5. Indirect R5.

BRA R5 ;MOVA R5,PC

Indirect Mode: Branch to the 20-bit address contained in the word pointed to by register R 5 (LSBs). The MSBs have the address (R5+2). Indirect, indirect R5.
BRA @R5 ; MOVA @R5,PC

Indirect, Auto-Increment Mode: Branch to the 20-bit address contained in the words pointed to by register R5 and increment the address in R5 afterwards by 4. The next time the S/W flow uses R5 as a pointer, it can alter the program execution due to access to the next address in the table pointed to by R5. Indirect, indirect R5.

BRA @R5+ ; MOVA @R5+,PC.R5 + 4
Indexed Mode: Branch to the 20-bit address contained in the address pointed to by register ( $\mathrm{R} 5+\mathrm{X}$ ) (e.g. a table with addresses starting at X ). ( $\mathrm{R} 5+\mathrm{X}$ ) points to the LSBs, $(R 5+X+2)$ points to the MSBs of the address. $X$ is within $R 5 \pm 32 \mathrm{~K}$. Indirect, indirect (R5 + X).

BRA X(R5) ;MOVA z16(R5),PC
Note: if the 16 -bit index is not sufficient, a 20 -bit index X may be used with the following instruction:

MOVX.A $\quad X(R 5), P C \quad ; 1 M$ byte range with 20-bit index
CALLA Call a Subroutine
Status Bits

N: Not affected
Mode Bits
Syntax Operation
Description

CALLA dst

dst $\quad \rightarrow$ tmp 20-bit dst is evaluated and stored

SP-2 $\rightarrow$ SP

PC.19:16 $\rightarrow$ @SP updated PC with return address to TOS (MSBs)

SP-2 $\rightarrow$ SP

PC.15:0 $\rightarrow$ @SP updated PC to TOS (LSBs)

tmp $\quad \rightarrow$ PC saved 20-bit dst to PC

A subroutine call is made to a 20 -bit address anywhere in the full address
space. All seven source addressing modes can be used. The call instruction is
an address-word instruction. If the destination address is contained in a
memory location X , it is contained in two ascending words: X (LSBs) and
( $\mathrm{X}+2$ ) (MSBs). Two words on the stack are needed for the return address.
The return is made with the instruction RETA.

Z: Not affected
C: Not affected
V: Not affected
OSCOFF, CPUOFF, and GIE are not affected.
Examples for all addressing modes are given.
Immediate Mode: Call a subroutine at label EXEC or call directly an address.

| CALLA | \#EXEC | ; Start address EXEC |
| :--- | :--- | :--- |
| CALLA | \#01AA04h | ; Start address 01AA04h |

Symbolic Mode: Call a subroutine at the 20 -bit address contained in addresses EXEC (LSBs) and EXEC+2 (MSBs). EXEC is located at the address ( $\mathrm{PC}+\mathrm{X}$ ) where X is within $\pm 32 \mathrm{~K}$. Indirect addressing.

CALLA EXEC ; Start address at @ EXEC. z16(PC)
Absolute Mode: Call a subroutine at the 20-bit address contained in absolute addresses EXEC (LSBs) and EXEC +2 (MSBs). Indirect addressing.

CALLA \&EXEC ; Start address at @ EXEC
Register Mode: Call a subroutine at the 20-bit address contained in register R5. Indirect R5.

CALLA R5 ; Start address at @ R 5

Indirect Mode: Call a subroutine at the 20-bit address contained in the word pointed to by register R5 (LSBs). The MSBs have the address (R5 + 2). Indirect, indirect R5.

## CALLA @ R5 ; Start address at @ R5

Indirect, Auto-Increment Mode: Call a subroutine at the 20 -bit address contained in the words pointed to by register R5 and increment the 20 -bit address in R5 afterwards by 4. The next time the S/W flow uses R5 as a pointer, it can alter the program execution due to access to the next word address in the table pointed to by R5. Indirect, indirect R 5 .

CALLA @ R5+ ; Start address at @ R5. R 5 +4
Indexed Mode: Call a subroutine at the 20 -bit address contained in the address pointed to by register ( $\mathrm{R} 5+\mathrm{X}$ ) e.g. a table with addresses starting at $X$. $(R 5+X)$ points to the LSBs, $(R 5+X+2)$ points to the MSBs of the word address. X is within $\mathrm{R} 5 \pm 32 \mathrm{~K}$. Indirect, indirect ( $\mathrm{R} 5+\mathrm{X}$ ).

CALLA $\quad$ X(R5) ; Start address at @ (R5+X). z16(R5)

* CLRA Clear 20-bit destination register


## Syntax CLRA Rdst

Operation $\quad 0 \rightarrow$ Rdst
Emulation MOVA \#0,Rdst

Description The destination register is cleared.
Status Bits Status bits are not affected.
Example The 20-bit value in R10 is cleared.
CLRA R10 ;0->R10

CMPA

## Syntax

Operation
Description

Status Bits

Mode Bits

## Example

## Example

Compare the 20-bit source with a 20 -bit destination register
CMPA Rsrc,Rdst
CMPA \#mm20,Rdst
(.not. src) $+1+$ Rdst or Rdst - src

The 20-bit source operand is subtracted from the 20 -bit destination CPU register. This is made by adding the 1's complement of the source +1 to the destination register. The result affects only the status bits.
$\mathrm{N}: \quad$ Set if result is negative ( $\mathrm{src}>\mathrm{dst}$ ), reset if positive ( $\mathrm{src}<=\mathrm{dst}$ )
Z: $\quad$ Set if result is zero (src $=d s t$ ), reset otherwise ( $s r c \neq d s t$ )
C: Set if there is a carry from the MSB, reset otherwise
V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow).

OSCOFF, CPUOFF, and GIE are not affected.
A 20-bit immediate operand and R6 are compared. If they are equal the program continues at label EQUAL.

| CMPA | \#12345h,R6 | ; Compare R6 with 12345h |
| :--- | :--- | :--- |
| JEQ | EQUAL | ; R5 $=12345 \mathrm{~h}$ |
| $\ldots$ |  | ; Not equal |

The 20-bit values in R5 and R6 are compared. If R5 is greater than (signed) or equal to R6, the program continues at label GRE.

| CMPA | R6,R5 | ; Compare R6 with R5 (R5 - R6) |
| :--- | :--- | :--- |
| JGE | GRE | ; R5 $>=$ R6 |

; R5 < R6

* DECDA

Syntax
Operation
Emulation
Description
Status Bits

Mode Bits

Example

Double-decrement 20-bit destination register
DECDA Rdst
Rdst - 2 -> Rdst
SUBA \#2,Rdst
The destination register is decremented by two. The original contents are lost.
$N$ : Set if result is negative, reset if positive
Z: Set if R dst contained 2, reset otherwise
C: Reset if R dst contained 0 or 1 , set otherwise
V: Set if an arithmetic overflow occurs, otherwise reset.
OSCOFF, CPUOFF, and GIE are not affected.
The 20-bit value in R 5 is decremented by 2
DECDA R5 ; Decrement R 5 by two

* INCDA Double-increment 20-bit destination register
Syntax INCDA Rdst
Operation dst + 2 -> dst
Emulation ..... ADDA \#2,Rdst
ExampleThe destination register is incremented by two. The original contents are lost.
Status Bits

$N$ : Set if result is negative, reset if positive
Mode Bits
OSCOFF, CPUOFF, and GIE are not affected.
ExampleZ: Set if Rdst contained OFFFFEh, reset otherwiseSet if Rdst contained OFFFEh, reset otherwiseSet if Rdst contained OFEh, reset otherwise
C: Set if R dst contained OFFFFEh or OFFFFFh, reset otherwiseSet if Rdst contained OFFFEh or OFFFFh, reset otherwiseSet if Rdst contained OFEh or OFFh, reset otherwise
V: Set if Rdst contained 07FFFEh or 07FFFFh, reset otherwiseSet if Rdst contained 07FFEh or 07FFFh, reset otherwiseSet if Rdst contained 07Eh or 07Fh, reset otherwiseThe 20 -bit value in R5 is incremented by 2
INCDA R5 ; Increment R5 by two

## MOVA

Move the 20 -bit source to the 20 -bit destination

## Syntax

## Operation

## Description

## Status Bits

Mode Bits
Examples

| MOVA | Rsrc,Rdst |
| :--- | :--- |
| MOVA | \#mm20,Rdst |
| MOVA | z16(Rscc),Rdst |
| MOVA | EDE,Rdst |
| MOVA | $\& a b s 20, R d s t$ |
| MOVA | @Rsrc,Rdst |
| MOVA | @Rsrc+,Rdst |
| MOVA | Rscc,z16(Rdst) |
| MOVA | Rscc,\&abs20 |

src $\rightarrow$ Rdst
Rsrc $\rightarrow$ dst operand is not affected. The previous content of the destination is lost.

Not affected
OSCOFF, CPUOFF, and GIE are not affected.
Copy 20-bit value in R9 to R8.

The 20-bit source operand is moved to the 20 -bit destination. The source

MOVA R9,R8 ;R9->R8
Write 20-bit immediate value 12345 h to R 12 .

MOVA \#12345h,R12 ; 12345h ->R 12
Copy 20-bit value addressed by (R9 + 100h) to R8. Source operand in addresses ( $\mathrm{R} 9+100 \mathrm{~h}$ ) LSBs and (R9 +102h) MSBs

MOVA 100h(R9),R8 ; Index: $\pm 32$ K. 2 words transferred
Move 20 -bit value in 20-bit absolute addresses EDE (LSBs) and EDE +2 (MSBs) to R12.

MOVA \&EDE,R12 ; \&EDE ->R 12. 2 words transferred
Move 20-bit value in 20-bit addresses EDE (LSBs) and EDE +2 (MSBs) to R12. $P C$ index $\pm 32 \mathrm{~K}$.

MOVA EDE,R12 ; EDE ->R12. 2 words transferred
Copy 20-bit value R9 points to (20 bit address) to R8. Source operand in addresses @R9 LSBs and @(R9 + 2) MSBs.

MOVA @R9,R8 ; @R9 -> R8. 2 words transferred

Copy 20-bit value R 9 points to ( 20 bit address) to R8. R 9 is incremented by four afterwards. Source operand in addresses @R9LSBs and @(R9 + 2) MSBs.

MOVA @R9+,R8 ; @R9->R8.R9 + 4. 2 words transferred.
Copy 20-bit value in R 8 to destination addressed by $(\mathrm{R} 9+100 \mathrm{~h})$. Destination operand in addresses @ ( $\mathrm{R} 9+100 \mathrm{~h}$ ) LSBs and @ $(\mathrm{R} 9+102 \mathrm{~h})$ MSBs.

MOVA R8,100h(R9) ; Index: + 32 K. 2 words transferred
Move 20 -bit value in R13 to 20 -bit absolute addresses EDE (LSBs) and EDE+2 (MSBs).

MOVA R13,\&EDE ; R13->EDE. 2 words transferred
Move 20-bit value in R13 to 20-bit addresses EDE (LSBs) and EDE +2 (MSBs). $P C$ index $\pm 32 \mathrm{~K}$.

MOVA R13,EDE ;R13->EDE. 2 words transferred


SUBA Subtract 20-bit source from 20-bit destination register
Syntax
Operation
Description
Status Bits
Mode Bits
Example

SUBA Rsrc,Rdst
SUBA \#imm20,Rdst
(.not.src) $+1+\mathrm{Rdst} \rightarrow \mathrm{Rdst} \quad$ or $R d s t-\mathrm{src} \rightarrow \mathrm{Rdst}$
The 20-bit source operand is subtracted from the 20-bit destination register. This is made by adding the 1 's complement of the source +1 to the destination. The result is written to the destination register, the source is not affected.
$\mathrm{N}: \quad$ Set if result is negative (src >dst), reset if positive (src <=dst)
Z: $\quad$ Set if result is zero (src = dst), reset otherwise ( $s r c \neq \mathrm{dst}$ )
C: $\quad$ Set if there is a carry from the MSB (Rdst.19), reset otherwise
V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow).
OSCOFF, CPUOFF, and GIE are not affected.
The 20 -bit value in $R 5$ is subtracted from $R 6$. If a carry occurs, the program continues at label TONI.

| SUBA | R5,R6 | ; R6 - R5 -> R6 |
| :--- | :--- | :--- |
| JC | TONI | ; Carry occurred |
| ... |  | ; No carry |

## Chapter 5

## FLL+ Clock Module

The FLL+ clock module provides the clocks for MSP430x4xx devices. This chapter discusses the FLL+ clock module. The FLL+ clock module is implemented in all MSP 430x4xx devices.
Topic Page
5.1 FLL+ Clock Module Introduction ..... 5-2
5.2 FLL+Clock Module Operation ..... 5-8
5.3 FLL+Clock Module Registers ..... 5-15

### 5.1 FLL+Clock Module Introduction

The frequency-locked loop (FLL+) clock module supports low system cost and ultra low-power consumption. Using three internal clock signals, the user can select the best balance of performance and low power consumption. The FLL+ features digital frequency-locked loop (FLL) hardware. The FLL operates together with a digital modulator and stabilizes the internal digitally controlled oscillator (DCO) frequency to a programmable multiple of the LFXT1 watch crystal frequency. The FLL+ clock module can be configured to operate without any external components, with one or two external crystals, or with resonators, under full software control.

The FLL+clock module includes two or three clock sources:

- LFXT1CLK: Low-frequency/high-frequency oscillator that can be used either with low-frequency $32768-\mathrm{Hz}$ watch crystals or standard crystals or resonators in the $450-\mathrm{kHz}$ to $8-\mathrm{MHz}$ range. See the device-specific data sheet for details.
$\square$ XT2CLK: Optional high-frequency oscillator that can be used with standard crystals, resonators, or external clock sources in the $450-\mathrm{kHz}$ to $8-\mathrm{MHz}$ range. In MSP 430F47x3/4 and MSP 430F471xx devices the upper limit is 16 MHz . See the device-specific data sheet for details.
$\square$ DCOCLK: Internal digitally controlled oscillator (DCO) with RC-type characteristics, stabilized by the FLL.
- VLOCLK: Internal very low power, low frequency oscillator with $12-\mathrm{kHz}$ typical frequency.

Four clock signals are available from the FLL+ module:

- ACLK: Auxiliary clock. The ACLK is software selectable as LFXT1CLK or VLOCLK as clock source. ACLK is software selectable for individual peripheral modules.
- ACLK/n: Buffered output of the ACLK. The ACLK/n is ACLK divided by $1,2,4$, or 8 and used externally only.
- MCLK: Master clock. MCLK is software selectable as LFXT1CLK, VLOCLK, XT2CLK (if available), or DCOCLK. MCLK can be divided by 1 , 2,4 , or 8 within the FLL block. MCLK is used by the CPU and system.
- SMCLK: Sub-main clock. SMCLK is software selectable as XT2CLK (if available) or DCOCLK. SMCLK is software selectable for individual peripheral modules.

The block diagrams of the FLL+ clock module are shown in Figure 5-1 to Figure 5-4.
$\square$ Figure 5-1 shows the block diagram for MSP430x43x, MSP 430x44x, MSP430FG47x, MSP430F47x, and MSP430x461x devices.

- Figure 5-2 shows the block diagram for MSP430x42x and MSP430x41x devices.

Figure 5-3 shows the block diagram for MSP430x47x3/4 and MSP 430F471xx devices.

Figure 5-4 shows the block diagram for MSP430x41x2 devices.

Figure 5-1. MSP 430x43x, MSP 430x44x, MSP430FG 47x, MSP 430F 47x, and MSP 430x461x Frequency-Locked Loop


Figure 5-2. MSP 430x42x and MSP430x41x Frequency-Locked Loop


Figure 5-3. MSP 430x47x3/4 and MSP 430F 471xx Frequency-Locked Loop


Figure 5-4. MSP430x41x2 Frequency-Locked Loop


### 5.2 FLL+Clock Module Operation

After a PUC, MCLK and SMCLK are sourced from DCOCLK at 32 times the ACLK frequency. When a $32768-\mathrm{Hz}$ crystal is used for ACLK, MCLK and SMCLK stabilize to 1.048576 MHz .

Status register control bits SCG0, SCG1, OSCOFF, and CPUOFF configure the MSP430 operating modes and enable or disable components of the FLL+ clock module. See Chapter System Resets, Interrupts and Operating Modes. The SCFQCTL, SCFIO, SCFI1, FLL_CTLO, and FLL_CTL1 registers configure the FLL+ clock module. The FLL+ can be configured or reconfigured by software at any time during program execution.

Example, MCLK $=64 \times$ ACLK $=2097152$

```
BIC #GIE,SR ; Disable interrupts
MOV.B #(64-1),&SCFQCTL ; MCLK = 64 * ACLK, DCOPLUS=0
MOV.B #FN_2,&SCFIO ; Select DCO range
BIS #GIE,SR ; Enable interrupts
```


### 5.2.1 FLL+ Clock features for Low-Power Applications

Conflicting requirements typically exist in battery-powered MSP430x4xx applications:
$\square$ Low clock frequency for energy conservation and time keeping

- High clock frequency for fast reaction to events and fast burst processing capability
$\square$ Clock stability over operating temperature and supply voltage
The FLL+ clock module addresses the above conflicting requirements by allowing the user to select from the three available clock signals: ACLK, MCLK, and SMCLK. For optimal low-power performance, the ACLK can be configured to oscillate with a low-power $32786-\mathrm{Hz}$ watch-crystal, providing a stable time base for the system and low-power standby operation. The MCLK can be configured to operate from the on-chip DCO, stabilized by the FLL, and can activate when requested by interrupt events.

The digital frequency-locked loop provides decreased start-time and stabilization delay over an analog phase-locked loop. A phase-locked loop takes hundreds or thousands of clock cycles to start and stabilize. The FLL starts immediately at its previous setting.

### 5.2.2 Internal Very Low-Power, Low-Frequency Oscillator

The internal very low-power, low-frequency oscillator (VLO) provides a typical frequency of 12 kHz (see device-specific data sheet for parameters) without requiring a crystal. VLOCLK source is selected by setting LFXT1S $x=10$ when XTS_FLL $=0$. The OSCOFF bit disables the VLO for LPM4. The LFXT1 crystal oscillators are disabled when the VLO is selected reducing current consumption. The VLO consumes no power when not being used.

### 5.2.3 LFXT1 Oscillator

The LFXT1 oscillator supports ultralow-current consumption using a $32,768-\mathrm{Hz}$ watch crystal in LF mode (XTS_FLL $=0$ ). A watch crystal connects to XIN and XOUT without any external components.

The LFXT1 oscillator supports high-speed crystals or resonators when in HF mode (XTS_FLL = 1). The high-speed crystal or resonator connects to XIN and XOUT.

LFXT1 may be used with an external clock signal on the XIN pin when XTS_FLL $=1$. The input frequency range is $\sim 1 \mathrm{~Hz}$ to 8 MHz . When the input frequency is below 450 kHz , the XT1OF bit may be set to prevent the CPU from being clocked from the external frequency.

The software-selectable XCAPxPF bits configure the internally provided load capacitance for the LFXT1 crystal. The internal pin capacitance plus the parasitic 2-pF pin capacitance combine serially to form the load capacitance. The load capacitance can be selected as $1,6,8$, or 10 pF . Additional external capacitors can be added if necessary.

Software can disable LFXT1 by setting OSCOFF if this signal does not source MCLK (SELM $\neq 3$ or CPUOFF =1).

## Note: LFXT1 Oscillator Characteristics

Low-frequency crystals often require hundreds of milliseconds to start up, depending on the crystal.
Ultralow-power oscillators such as the LFXT1 in LF mode should be guarded from noise coupling from other sources. The crystal should be placed as close as possible to the MSP430 with the crystal housing grounded and the crystal traces guarded with ground traces.

The default value of XCAP $\times P F$ is 0 , providing a crystal load capacitance of $\sim 1 \mathrm{pF}$. Reliable crystal operation may not be achieved unless the crystal is provided with the proper load capacitance, either by selection of XCAPxPF values or by external capacitors.

### 5.2.4 XT2 Oscillator

Some devices have a second crystal oscillator, XT2. XT2 sources XT2CLK and its characteristics are identical to LFXT1 in HF mode, except XT2 does not have internal load capacitors. The required load capacitance for the high-frequency crystal or resonator must be provided externally.

The XT20FF bit disables the XT2 oscillator if XT2CLK is unused for MCLK (SELMX $\neq 2$ or CPUOFF $=1$ ) and SMCLK (SELS $=0$ or SMCLKOFF $=1$ ).

XT2 may be used with external clock signals on the XT2IN pin. When used with an external signal, the external frequency must meet the data sheet parameters for XT2.

If there is only one crystal in the system it should be connected to LFXT1. Using only XT2 causes the LFOF fault flag to remain set, not allowing for the OFIFG to ever be cleared.

## XT2 Oscillator in MSP430x47x3/4 and MSP430F471xx Devices

The MSP $430 \times 47 \times 3 / 4$ and MSP 430F471xx devices have a second crystal oscillator (XT2) that supports crystals up to 16 MHz . XT2 sources XT2CLK. The XT2S $x$ bits select the range of operation of XT2. The XT2OFF bit disables the XT2 oscillator, if $\mathrm{XT2CLK}$ is not used for MCLK or SMCLK as described above.

XT2 may be used with external clock signals on the XT2IN pin when XT2S $x=11$. When used with an external signal, the external frequency must meet the data sheet parameters for XT2. When the input frequency is below the specified lower limit, the XT2OF bit may be set to prevent the CPU from being clocked with XT2CLK.

If there is only one crystal with a frequency below 8 MHz in the system, it should be connected to LFXT1. Using only XT2 causes the LFOF fault flag to remain set, not allowing for the OFIFG to ever be cleared.

### 5.2.5 Digitally Controlled Oscillator (DCO)

The DCO is an integrated ring oscillator with RC-type characteristics. The DCO frequency is stabilized by the FLL to a multiple of ACLK as defined by N , the lowest 7 bits of the SCFQCTL register.

The DCOPLUS bit sets the $f_{D C O C L K}$ frequency to $f_{D C O}$ or $f_{D C O / D}$. The FLLDx bits configure the divider, D , to $1,2,4$, or 8 . By default, DCOPLUS $=0$ and $D=2$, providing a clock frequency of $f_{D C O / 2}$ on $f_{D C O c L K}$.

The multiplier $(\mathrm{N}+1)$ and D set the frequency of DCOCLK.
DCOPLUS $=0: f_{\text {DCOCLK }}=(N+1) \times f_{A C L K}$
DCOPLUS $=1: f_{\text {DCOCLK }}=D \times(N+1) \times f_{A C L K}$

## DCO Frequency Range

The frequency range of $f_{D C O}$ is selected with the FNx bits as listed in Table 5-1. The range control allows the DCO to operate near the center of the available taps for a given DCOCLK frequency. The user must ensure that MCLK does not exceed the maximum operating frequency. See the device-specific data sheet for parameters.

Table 5-1.DCO Range Control Bits

| FN_8 | FN_4 | FN_3 | FN_2 | Typical $\mathbf{f}_{\text {DCo }}$ Range |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0.65 to 6.1 |
| 0 | 0 | 0 | 1 | 1.3 to 12.1 |
| 0 | 0 | 1 | X | 2 to 17.9 |
| 0 | 1 | X | X | 2.8 to 26.6 |
| 1 | X | X | X | 4.2 to 46 |

### 5.2.6 Frequency Locked Loop (FLL)

The FLL continuously counts up or down a 10 -bit frequency integrator. The output of the frequency integrator that drives the DCO can be read in SCFII and SCFIO. The count is adjusted +1 or -1 with each ACLK crystal period.

Five of the integrator bits, SCFI1 bits 7-3, set the DCO frequency tap. Twenty-nine taps are implemented for the $\operatorname{DCO}(28,29,30$, and 31 are equivalent), and each is approximately $10 \%$ higher than the previous. The modulator mixes two adjacent DCO frequencies to produce fractional taps. SCFII bits 2-0 and SCFIO bits 1-0 are used for the modulator.

The DCO starts at the lowest tap after a PUC or when SCFIO and SCFI1 are cleared. Time must be allowed for the DCO to settle on the proper tap for normal operation. 32 ACLK cycles are required between taps requiring a worst case of $28 \times 32$ ACLK cycles for the DCO to settle.

### 5.2.7 DCO Modulator

The modulator mixes two adjacent DCO frequencies to produce an intermediate effective frequency and spread the clock energy, reducing electromagnetic interference (EMI). The modulator mixes the two adjacent frequencies across 32 DCOCLK clock cycles.

The error of the effective frequency is zero every 32 DCOCLK cycles and does not accumulate. The modulator settings and DCO control are automatically controlled by the FLL hardware. Figure 5-5 illustrates the modulator operation.

Figure 5-5. Modulator P atterns


### 5.2.8 Disabling the FLL Hardware and Modulator

The FLL is disabled when the status register bit SCG0 $=1$. When the FLL is disabled, the DCO runs at the previously selected tap and DCOCLK is not automatically stabilized.

The DCO modulator is disabled when SCFQ_M $=1$. When the DCO modulator is disabled, the DCOCLK is adjusted to the nearest of the available DCO taps.

### 5.2.9 FLL Operation from Low-Power Modes

An interrupt service request clears SCG1, CPUOFF, and OSCOFF if set but does not clear SCG0. This means that FLL operation from within an interrupt service routine entered from LPM 1, 3, or 4, the FLL remains disabled and the DCO operates at the previous setting as defined in SCFIO and SCFII. SCG0 can be cleared by user software if $F L L$ operation is required.

### 5.2.10 Buffered Clock Output

ACLK may be divided by $1,2,4$, or 8 and buffered out of the device on P1.5. The division rate is selected with the FLL_DIV bits.

The ACLK output is multiplexed with other pin functions. When multiplexed, the pin must be configured for the ACLK output.

| BIS.B \#BIT5, \&PISEL | ; Select ACLK/n signal as |
| :--- | :--- |
|  | ; output for port P1.5 |
| BIS.B \#BIT5, \&P1DIR | Select portP1.5 to ACLK/n |
|  | ; signal for output |

### 5.2.11 FLL+Fail-Safe Operation

The FLL+ module incorporates an oscillator-fault fail-safe feature. This feature detects an oscillator fault for LFXT1, DCO and XT2 as shown in Figure 5-6. The available fault conditions are:

- Low-frequency oscillator fault (LFOF) for LFXT1 in LF mode
$\square$ High-frequency oscillator fault (XT1OF) for LFXT1 in HF mode
- High-frequency oscillator fault (XT2OF) for XT2
- DCO fault flag (DCOF) for the DCO

The crystal oscillator fault bits LFOF, XT1OF and XT2OF are set if the corresponding crystal oscillator is turned on and not operating properly. The fault bits remain set as long as the fault condition exists and are automatically cleared if the enabled oscillators function normally. During a LFXT1crystal failure, no ACLK signal is generated and the FLL+continues to count down to zero in an attempt to lock ACLK and MCLK/(D×[N+1]). The DCO tap moves to the lowest position (SCFI1.7 to SCFI1.3 are cleared) and the DCOF is set. A DCOF is also generated if the N -multiplier value is set too high for the selected DCO frequency range resulting the DCO tap to move to the highest position (SCFI1.7 to SCFI1.3 are set). The DCOF is cleared automatically if the DCO tap is not in the lowest or the highest positions.

The OFIFG oscillator-fault interrupt flag is set and latched at POR or when an oscillator fault (LFOF, XT1OF, XT2OF, or DCOF set) is detected. When OFIFG is set, MCLK is sourced from the DCO, and if OFIE is set, the OFIFG requests an NMI interrupt. When the interrupt is granted, the OFIE is reset automatically. The OFIFG flag must be cleared by software. The source of the fault can be identified by checking the individual fault bits.

When OFIFG is set and MCLK is automatically switched to the DCO, the SELMx bit settings are not changed. This condition must be handled by user software.

## Note: DCO Active During Oscillator Fault

DCOCLK is active even at the lowest DCO tap. The clock signal is available for the CPU to execute code and service an NMI during an oscillator fault.

Figure 5-6. Oscillator Fault Logic


### 5.3 FLL+Clock Module Registers

The FLL+ registers are listed in Table 5-2.
Table 5-2.FLL+Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| System clock control | SCFQCTL | Read/write | 052 h | $01 F \mathrm{~h}$ with PUC |
| System clock frequency integrator 0 | SCFIO | Read/write | 050 h | 040 h with PUC |
| System clock frequency integrator 1 | SCFI1 | Read/write | 051 h | Reset with PUC |
| FLL+ control register 0 | FLL_CTL0 | Read/write | 053 h | 003 h with PUC |
| FLL+ control register 1 | FLL_CTL1 | Read/write | 054 h | Reset with PUC |
| FLL+ control register 2 |  |  |  |  |
| SFR interrupt enable register 1 | FLL_CTL2 | Read/write | 055 h | Reset with PUC |
| SFR interrupt flag register 1 | IE1 | Read/write | 000 h | Reset with PUC |

${ }^{\dagger}$ MSP 430F 41x2, MSP 430F47x3/4, and MSP 430F 471xx devices only.

## SCFQCTL, System Clock Control Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCFQ_M | N |  |  |  |  |  |  |
| rw-0 | rw-0 | rw-0 | rw-1 | rw-1 | rw-1 | rw-1 | rw-1 |
| SCFQ_M | Bit 7 | Modulation. This enables or disables modulation. <br> 0 Modulation enabled <br> 1 Modulation disabled |  |  |  |  |  |
| N | $\begin{aligned} & \text { Bits } \\ & 6-0 \end{aligned}$ | Multiplier. These bits set the multiplier value for the DCO. N must be $>0$ or unpredictable operation results. <br> When DCOPLUS $=0$ : $f_{\text {DCOCLK }}=(N+1) \cdot f_{\text {crystal }}$ <br> When DCOPLUS $=1: f_{\text {DCocLK }}=D \times(N+1) \cdot f_{\text {crystal }}$ |  |  |  |  |  |

## SCFIO, System Clock Frequency Integrator Register 0



| FLLDx | $\begin{aligned} & \text { Bits } \\ & 7-6 \end{aligned}$ | FLL+ loop divider. These bits divide $f_{\text {DcocLK }}$ in the FLL+feedback loop. This results in an additional multiplier for the multiplier bits. See also multiplier bits. <br> $00 / 1$ <br> $01 \quad 12$ <br> $10 / 4$ <br> 11 /8 |
| :---: | :---: | :---: |
| FN_X | $\begin{aligned} & \text { Bits } \\ & 5-2 \end{aligned}$ | ```DCO range control. These bits select the f 0000 0.65 to 6.1 MHz 0001 1.3 to 12.1 MHz 001x 2 to 17.9 MHz 01xx 2.8 to 26.6 MHz 1xxx 4.2 to 46 MHz``` |
| MODx | $\begin{aligned} & \text { Bits } \\ & 1-0 \end{aligned}$ | Least significant modulator bits. Bit 0 is the modulator LSB. These bits affect the modulator pattern. All MODx bits are modified automatically by the FLL+. |

## SCFI1, System Clock Frequency Integrator Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DCOX |  |  |  | MODx (MSBs) |  |  |
|  |  |  |  |  |  |  |  |
|  | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ |


| DCOx | Bits <br> $7-3$ | These bits select the DCO tap and are modified automatically by the FLL+. |
| :--- | :--- | :--- |
| MODx | Bit 2 | Most significant modulator bits. Bit 2 is the modulator MSB. These bits <br> affect the modulator pattern. All MODx bits are modified automatically by <br> the FLL+. |

## FLL_CTLO, FLL+ C ontrol Register 0

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCOPLUS | XTS_FLL | XCAPXPF |  | XT20F ${ }^{\dagger}$ | XT10F | LFOF | DCOF |
| rw-0 | rw-0 | rw-0 | rw-0 | r-0 | r-0 | r-(1) | r-1 |


| DCOPLUS | Bit 7 | DCO output pre-divider. This bit selects if the DCO output is pre-divided before sourcing MCLK or SMCLK. The division rate is selected with the FLL_D bits <br> 0 DCO output is divided <br> 1 DCO output is not divided |
| :---: | :---: | :---: |
| XTS_FLL | Bit 6 | LFTX1 mode select 0 Low frequency mode 1 High frequency mode |
| XCAPXPF | $\begin{aligned} & \text { Bits } \\ & 5-4 \end{aligned}$ | Oscillator capacitor selection. These bits select the effective capacitance seen by the LFXT1 crystal or resonator. Should be set to 00 if the high-frequency mode is selected for LFXT1 with XTS_FLL $=1$. <br> $00 \sim 1 \mathrm{pF}$ <br> $01 \sim 6 \mathrm{pF}$ <br> $10 \sim 8 \mathrm{pF}$ <br> $11 \sim 10 \mathrm{pF}$ |
| XT20F | Bit 3 | XT2 oscillator fault. Not present in MSP $430 \times 41 \mathrm{x}$, and MSP $430 \times 42 \mathrm{x}$ devices. <br> 0 No fault condition present <br> 1 Fault condition present |
| XT10F | Bit 2 | LFXT1 high-frequency oscillator fault 0 No fault condition present <br> 1 Fault condition present |
| LFOF | Bit 1 | LFXT1 low-frequency oscillator fault 0 No fault condition present <br> 1 Fault condition present |
| DCOF | Bit 0 | DCO oscillator fault <br> 0 No fault condition present <br> 1 Fault condition present |

## FLL_CTL1, FLL+Control Register 1


${ }^{\dagger}$ Not present in MSP430x41x, MSP430x42x devices except MSP430F41x2.
$\ddagger$ Only supported by MSP430xG 46x, MSP430FG47x, MSP430F47x, MSP 430x47x3/4, and MSP 430F471xx devices. Otherwise unused.

LFXT1DIG Bit 7 Select digital external clock source. This bit enables the input of an external digital clock signal on XIN in low-frequency mode (XTS_FLL $=0$ ). Only supported in MSP430xG 46x, MSP 430FG 47x, MSP 430F 47x MSP $430 \times 47 \times 3 / 4$, and MSP 430F $471 x x$ devices.
0 Crystal input selected
1 Digital clock input selected
SMCLKOFF Bit 6 SMCLK off. This bit turns off SMCLK. Not present in MS P430x41x and MSPx42x devices.
0 SMCLK is on
1 SMCLK is off
XT20FF Bit 5 XT2 off. This bit turns off the XT2 oscillator. Not present in MSP 430x41x and MSP x42x devices.
$0 \quad \mathrm{XT} 2$ is on
1 XT2 is off if it is not used for MCLK or SMCLK
SELMX Bits Select MCLK. These bits select the MCLK source. Not present in
4-3 MSP430x41x and MSP430x42x devices except MSP430F41x2.
00 DCOCLK
01 DCOCLK
10 XT2CLK
11 LFXT1CLK
In the MSP430F41x2 devices:
00 DCOCLK
01 DCOCLK
10 LFXT1CLK or VLO
11 LFXTICLK or VLO
SELS Bit 2 Select SMCLK. This bit selects the SMCLK source. Not present in MSP 430x41x and MSP430x42x devices.
0 DCOCLK
1 XT2CLK
FLL_DIVx Bits ACLK divider
1-0 00 /1
01 /2
$10 / 4$
11 /8

FLL_CTL2, FLL+ Control Register 2 (MS $\bar{P} 430 \times 47 \times 3 / 4$, and MSP430F471xx devices only)

| XT2Sx |  | Reserved |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| rw-0 | rw-0 |  | r0 | r0 | r0 | r0 | r0 | r0 |
| XT2Sx | $\begin{aligned} & \text { Bits } \\ & 7-6 \end{aligned}$ | XT2 range select. These bits select the frequency range for XT 2 . <br> $00 \quad 0.4$ to $1-\mathrm{MHz}$ crystal or resonator <br> $01 \quad 1$ to $3-\mathrm{MHz}$ crystal or resonator <br> 103 to $16-\mathrm{MHz}$ crystal or resonator <br> 11 Digital external 0.4 to $16-\mathrm{MHz}$ clock source |  |  |  |  |  |  |
| Reserved | $\begin{aligned} & \text { Bits } \\ & 5-0 \end{aligned}$ | Reserved. |  |  |  |  |  |  |

## FLL_CTL2, FLL+ C ontrol Register 2

(MSP430F41x2 devices only)


## IE 1, Interrupt Enable Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  | OFIE |

rw-0

|  | $\begin{aligned} & \text { Bits } \\ & 7-2 \end{aligned}$ | These bits may be used by other modules. See device-specific data sheet. |
| :---: | :---: | :---: |
| OFIE | Bit 1 | Oscillator fault interrupt enable. This bit enables the OFIFG interrupt. Because other bits in IE1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV. B or CLR. B instructions. <br> 0 Interrupt not enabled <br> 1 Interrupt enabled |

Bits $0 \quad$ This bit may be used by other modules. See device-specific data sheet.

## IF G1, Interrupt Flag Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |

rw-0

|  | $\begin{aligned} & \text { Bits } \\ & 7-2 \end{aligned}$ | These bits may be used by other modules. See device-specific data sheet. |
| :---: | :---: | :---: |
| OFIFG | Bit 1 | Oscillator fault interrupt flag. Because other bits in IFG1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV. B or CLR. B instructions. <br> $0 \quad$ No interrupt pending <br> 1 Interrupt pending |

Bits $0 \quad$ This bit may be used by other modules. See device-specific data sheet.

## Chapter 6

## Flash Memory Controller

This chapter describes the operation of the MSP430 flash memory controller.TopicPage
6.1 Flash Memory Introduction ..... 6-2
6.2 Flash Memory Segmentation ..... 6-4
6.3 Flash Memory Operation ..... 6-6
6.4 Flash Memory Registers ..... 6-21

### 6.1 Flash Memory Introduction

The MSP430 flash memory is bit-, byte-, and word-addressable and programmable. The flash memory module has an integrated controller that controls programming and erase operations. The controller has three or four registers (see the device-specific data sheet), a timing generator, and a voltage generator to supply program and erase voltages.

MSP 430 flash memory features include:

- Internal programming voltage generation
- Bit, byte, or word programmable
$\square$ Ultralow-power operation
- Segment erase and mass erase
- Marginal 0 and marginal 1 read mode (implemented in MSP430F G47x, MSP 430F 47x, MSP430F47x3/4, and MSP 430F471xx devices only (see the device-specific data sheet).

The block diagram of the flash memory and controller is shown in Figure 6-1.

## Note: Minimum V ${ }_{\text {cc }}$ During Flash Write or Erase

The minimum $\mathrm{V}_{\mathrm{CC}}$ voltage during a flash write or erase operation is between 2.2 V and 2.7 V (see the device-specific data sheet). If $\mathrm{V}_{\mathrm{Cc}}$ falls below the minimum $\mathrm{V}_{\mathrm{CC}}$ during a write or erase, the result of the write or erase is unpredictable.

Figure 6-1. Flash Memory Module Block Diagram

† MSP430F G461x devices only

### 6.2 Flash Memory Segmentation

MSP 430F G 461x devices have two flash memory arrays. Other MSP430x4xx devices have one flash array. All flash memory is partitioned into segments. Single bits, bytes, or words can be written to flash memory, but the segment is the smallest size of flash memory that can be erased.

The flash memory is partitioned into main and information memory sections. There is no difference in the operation of the main and information memory sections. Code or data can be located in either section. The differences between the two sections are the segment size and the physical addresses.

The information memory has four 64-byte segments on the MSP430FG47x, MSP430F47x, MSP430F47x3/4, and MSP430F471xx devices or two 128 -byte segments on all other MSP430x4xx devices. The main memory has two or more 512-byte segments. See the device-specific data sheet for the complete memory map of a device.

The segments are further divided into blocks.
Figure 6-2 shows the flash segmentation using an example of 4-KB flash that has eight main segments and two information segments.

Figure 6-2. Flash Memory Segments, 4-KB Example


### 6.2.1 SegmentA on MSP430FG47x, MSP430F47x, MSP430F47x3/4, and MSP430F471xx Devices

On MSP430FG47x, MSP430F47x, MSP430F47x3/4, and MSP430F471xx devices, SegmentA of the information memory is locked separately from all other segments with the LOCKA bit. When LOCKA $=1$, SegmentA cannot be written or erased and all information memory is protected from erasure during a mass erase or production programming. When LOCKA $=0$, SegmentA can be erased and written as any other flash memory segment, and all information memory is erased during a mass erase or production programming.

The state of the LOCKA bit is toggled when a 1 is written to it. Writing a 0 to LOCKA has no effect. This allows existing flash programming routines to be used unchanged.

```
; Unlock SegmentA
    BIT #LOCKA,&FCTL3 ; Test LOCKA
    JZ SEGA_UNLOCKED ; Already unlocked?
    MOV #FWKEY+LOCKA, &FCTL3 ; No, unlock SegmentA
SEGA_UNLOCKED ; Yes, continue
; SegmentA is unlocked
; Lock SegmentA
    BIT #LOCKA,&FCTL3 ; Test LOCKA
    JNZ SEGALOCKED ; Already locked?
    MOV #FWKEY+LOCKA, &FCTL3 ; No, lock SegmentA
SEGA_LOCKED ; Yes, continue
; SegmentA is locked
```


### 6.3 Flash Memory Operation

The default mode of the flash memory is read mode. In read mode, the flash memory is not being erased or written, the flash timing generator and voltage generator are off, and the memory operates identically to ROM.

MSP430 flash memory is in-system programmable (ISP) without the need for additional external voltage. The CPU can program its own flash memory. The flash memory write/erase modes are selected with the BLKWRT, WRT, GMERAS, MERAS, and ERASE bits and are:

- Byte/word write
- Block write
- Segment erase
- Mass erase (all main memory segments)
- All erase (all segments)

Reading or writing to flash memory while it is being programmed or erased is prohibited. If CPU execution is required during the write or erase, the code to be executed must be in RAM. Any flash update can be initiated from within flash memory or RAM.

### 6.3.1 Flash Memory Timing Generator

Write and erase operations are controlled by the flash timing generator shown in Figure 6-3. The flash timing generator operating frequency, $\mathrm{f}_{\mathrm{FTG}}$, must be in the range from $\sim 257 \mathrm{kHz}$ to $\sim 476 \mathrm{kHz}$ (see device-specific data sheet).

Figure 6-3. Flash Memory Timing Generator Block Diagram


The flash timing generator can be sourced from ACLK, SMCLK, or MCLK. The selected clock source should be divided using the FNx bits to meet the frequency requirements for $f_{\text {FTG }}$. If the $f_{\text {FTG }}$ frequency deviates from the specification during the write or erase operation, the result of the write or erase may be unpredictable, or the flash memory may be stressed above the limits of reliable operation.

### 6.3.2 Erasing Flash Memory

The erased level of a flash memory bit is 1 . Each bit can be programmed from 1 to 0 individually but to reprogram from 0 to 1 requires an erase cycle. The smallest amount of flash that can be erased is a segment. Erase modes are selected with the GMERAS (MSP 430FG 461x devices), MERAS, and ERASE bits listed in Table 6-1, Table 6-2, and Table 6-3.

Table 6-1.MSP 430F G 461x Erase Modes

| GMERAS | MERAS | ERASE | Erase Mode |
| :---: | :---: | :---: | :--- |
| $X$ | 0 | 1 | Segment erase |
| 0 | 1 | 0 | Mass erase (all main memory segments of <br> selected memory array) |
| 0 | 1 | 1 | Erase all flash memory (main and <br> information segments of selected memory <br> array) |
| 1 | 1 | 0 | Global mass erase (all main memory <br> segments of both memory arrays) |
| 1 | 1 | 1 | Erase main memory and information <br> segments of both memory arrays |

Table 6-2.MSP430FG47x, MSP430F47x, MSP430F47x3/4, and F471xx Erase Modes

| MERAS | ERASE | Erase Mode |
| :---: | :---: | :--- |
| 0 | 1 | Segment erase |
| 1 | 0 | Mass erase (all main memory segments) |
| 1 | 1 | LOCKA $=0:$ Erase main and information flash memory. <br> LOCKA $=1:$ Erase only main flash memory. |

Table 6-3.Erase Modes

| MERAS | ERASE |  | Erase Mode |
| :---: | :---: | :--- | :--- |
| 0 | 1 | Segment erase |  |
| 1 | 0 | Mass erase (all main memory segments) |  |
| 1 | 1 | Erase all flash memory (main and information segments) |  |

Any erase is initiated by a dummy write into the address range to be erased. The dummy write starts the flash timing generator and the erase operation. Figure 6-4 shows the erase cycle timing. The BUSY bit is set immediately after the dummy write and remains set throughout the erase cycle. BUSY, GMERAS (when present), MERAS, and ERASE are automatically cleared when the cycle completes. The erase cycle timing is not dependent on the amount of flash memory present on a device. Erase cycle times are device-specific (see the device-specific data sheet).

Figure 6-4. Erase Cycle Timing


A dummy write to an address not in the range to be erased does not start the erase cycle, does not affect the flash memory, and is not flagged in any way. This errant dummy write is ignored.

## Initiating an Erase from Within Flash Memory

Any erase cycle can be initiated from within flash memory or from RAM. When a flash segment erase operation is initiated from within flash memory, all timing is controlled by the flash controller, and the CPU is held while the erase cycle completes. After the erase cycle completes, the CPU resumes code execution with the instruction following the dummy write.

When initiating an erase cycle from within flash memory, it is possible to erase the code needed for execution after the erase. If this occurs, CPU execution is unpredictable after the erase cycle.

The flow to initiate an erase from flash is shown in Figure 6-5.
Figure 6-5. E rase Cycle from Within Flash Memory


## Initiating an Erase from RAM

Any erase cycle may be initiated from RAM. In this case, the CPU is not held and can continue to execute code from RAM. The BUSY bit must be polled to determine the end of the erase cycle before the CPU can access any flash address again. If a flash access occurs while BUSY $=1$, it is an access violation, ACCVIFG is set, and the erase results are unpredictable.

The flow to initiate an erase from RAM is shown in Figure 6-6.
Figure 6-6. Erase Cycle from Within RAM


```
Segment Erase from RAM. 514 kHz < SMCLK < 952 kHz
; Assumes ACCVIE = NMIIE = OFIE = 0.
    MOV #WDTPW+WDTHOLD,&WDTCTL ; Disable WDT
L1 BIT #BUSY,&FCTL3 ; Test BUSY
    JNZ L1 ; Loop while busy
    MOV #FWKEY+FSSEL1+FN0,&FCTL2 ; SMCLK/2
    MOV #FWKEY,&FCTL3 ; Clear LOCK
    MOV #FWKEY+ERASE,&FCTL1 ; Enable erase
    CLR &OFC1Oh ; Dummy write, erase S1
L2 BIT #BUSY,&FCTL3 ; Test BUSY
    JNZ L2 ; Loop while busy
    MOV #FWKEY+LOCK, &FCTL3 ; Done, set LOCK
    ; Re-enable WDT?
```


### 6.3.3 Writing Flash Memory

The write modes, selected by the WRT and BLKWRT bits, are listed in Table 6-4.

Table 6-4. Write Modes

| BLKWRT | WRT | Write Mode |
| :---: | :---: | :--- |
| 0 | 1 | Byte/word write |
| 1 | 1 | Block write |

Both write modes use a sequence of individual write instructions, but using the block write mode is approximately twice as fast as byte/word mode, because the voltage generator remains on for the complete block write. Any instruction that modifies a destination can be used to modify a flash location in either byte/word mode or block-write mode. A flash word (low + high byte) must not be written more than twice between erasures. Otherwise, damage can occur.

The BUSY bit is set while a write operation is active and cleared when the operation completes. If the write operation is initiated from RAM, the CPU must not access flash while BUSY $=1$. Otherwise, an access violation occurs, ACCVIFG is set, and the flash write is unpredictable.

## Byte/Word Write

A byte/word write operation can be initiated from within flash memory or from RAM. When initiating from within flash memory, all timing is controlled by the flash controller, and the CPU is held while the write completes. After the write completes, the CPU resumes code execution with the instruction following the write. The byte/word write timing is shown in Figure 6-7.

Figure 6-7. Byte/W ord Write Timing


When a byte/word write is executed from RAM, the CPU continues to execute code from RAM. The BUSY bit must be zero before the CPU accesses flash again, otherwise an access violation occurs, ACCVIFG is set, and the write result is unpredictable.

In byte/word mode, the internally generated programming voltage is applied to the complete 64 -byte block each time a byte or word is written for tword minus threef $\mathrm{F}_{\mathrm{FTG}}$ cycles. With each byte or word write, the amount of time the block is subjected to the programming voltage accumulates. The cumulative programming time, $\mathrm{t}_{\mathrm{CPT}}$, must not be exceeded for any block. If the cumulative programming time is met, the block must be erased before performing any further writes to any address within the block. See the device-specific data sheet for specifications.

## Initiating a Byte/Word Write from Within Flash Memory

The flow to initiate a byte/word write from flash is shown in Figure 6-8.
Figure 6-8. Initiating a Byte/Word Write from Flash


```
; Byte/word write from flash. 514 kHz < SMCLK < 952 kHz
; Assumes OFF1Eh is already erased
; Assumes ACCVIE = NMIIE = OFIE = O.
    MOV #WDTPW+WDTHOLD,&WDTCTL ; Disable WDT
    MOV #FWKEY +FSSEL1+FNO, &FCTL2 ; SMCLK/2
    MOV #FWKEY,&FCTL3 ; Clear LOCK
    MOV #FWKEY+WRT,&FCTLI ; Enable write
    MOV #0123h,&0FF1Eh ; 0123h -> OFF1Eh
    MOV #FWKEY,&FCTLI ; Done. Clear WRT
    MOV #FWKEY+LOCK,&FCTL3 ; Set LOCK
    ; Re-enable WDT?
```


## Initiating a Byte/Word Write from RAM

The flow to initiate a byte/word write from RAM is shown in Figure 6-9.
Figure 6-9. Initiating a Byte/Word Write from RAM


```
; Byte/word write from RAM. 514 kHz < SMCLK < 952 kHz
; Assumes OFF1Eh is already erased
; Assumes ACCVIE = NMIIE = OFIE = 0.
    MOV #WDTPW+WDTHOLD,&WDTCTL ; Disable WDT
L1 BIT #BUSY,&FCTL3 ; Test BUSY
    JNZ L1 ; Loop while busy
    MOV #FWKEY+FSSEL1+FN0,&FCTL2 ; SMCLK/2
    MOV #FWKEY,&FCTL3 ; Clear LOCK
    MOV #FWKEY+WRT,&FCTL1 ; Enable write
    MOV #0123h,&0FF1Eh ; 0123h -> OFF1Eh
L2 BIT #BUSY,&FCTL3 ; Test BUSY
    JNZ L2 ; Loop while busy
    MOV #FWKEY,&FCTL1 ; CI ear WRT
    MOV #FWKEY+LOCK,&FCTL3 ; Set LOCK
    ; Re-enable WDT?
```


## Block Write

The block write can be used to accelerate the flash write process when many sequential bytes or words need to be programmed. The flash programming voltage remains on for the duration of writing the 64 -byte block. The cumulative programming time $\mathrm{t}_{\text {CPT }}$ must not be exceeded for any block during a block write.

A block write cannot be initiated from within flash memory. The block write must be initiated from RAM only. The BUSY bit remains set throughout the duration of the block write. The WAIT bit must be checked between writing each byte or word in the block. When WAIT is set the next byte or word of the block can be written. When writing successive blocks, the BLKWRT bit must be cleared after the current block is complete. BLKWRT can be set initiating the next block write after the required flash recovery time given by $\mathrm{t}_{\text {End }}$. BUSY is cleared following each block write completion indicating the next block can be written. Figure 6-10 shows the block write timing; see device-specific data sheet for specifications.

Figure 6-10. Block-Write Cycle Timing


## Block Write Flow and Example

A block write flow is shown in Figure 6-11 and in the following example.
Figure 6-11. Block Write Flow


```
; Write one block starting at OFOOOh.
Must be executed from RAM, Assumes Flash is already erased.
514 kHz < SMCLK < 952 kHz
; Assumes ACCVIE = NMIIE = OFIE = 0.
    MOV #32,R5 ; Use as write counter
    MOV #OFOOOh,R6 ; Write pointer
    MOV #WDTPW+WDTHOLD, &WDTCTL ; Disable WDT
L1 BIT #BUSY,&FCTL3 ; Test BUSY
    JNZ L1 ; Loop while busy
    MOV #FWKEY+FSSEL1+FN0,&FCTL2 ; SMCLK/2
    MOV #FWKEY,&FCTL3 ; Clear LOCK
    MOV #FWKEY+BLKWRT+WRT,&FCTL1 ; Enable block write
L2 MOV Write_Value,O(R6) ; Write location
L3 BIT #WAIT,&FCTL3 ; Test WAIT
    JZ L3 ; Loop while WAIT=0
    INCD R6 ; Point to next word
    DEC R5 ; Decrement write counter
    JNZ L2 ; End of block?
    MOV #FWKEY,&FCTL1 ; Clear WRT,BLKWRT
L4 BIT #BUSY,&FCTL3 ; Test BUSY
    JNZ L4 ; Loop while busy
    MOV #FWKEY+LOCK,&FCTL3 ; Set LOCK
    ; Re-enable WDT if needed
```


### 6.3.4 Flash Memory Access During Write or Erase

When any write or any erase operation is initiated from RAM and while $\operatorname{BUSY}=1$, the CPU may not read or write to or from any flash location. Otherwise, an access violation occurs, ACCVIFG is set, and the result is unpredictable. Also if a write to flash is attempted with WRT $=0$, the ACCVIFG interrupt flag is set, and the flash memory is unaffected.

When a byte/word write or any erase operation is initiated from within flash memory, the flash controller returns op-code 03FFFh to the CPU at the next instruction fetch. Op-code 03FFFh is the JMP PC instruction. This causes the CPU to loop until the flash operation is finished. When the operation is finished and BUSY $=0$, the flash controller allows the CPU to fetch the proper op-code and program execution resumes.

The flash access conditions while BUSY $=1$ are listed in Table 6-5.
Table 6-5.Flash Access While BUSY = 1

| Flash <br> Operation | Flash <br> Access | WAIT | Result |
| :---: | :---: | :---: | :--- |
| Any erase or <br> byte/word write | Read <br> Instruction <br> fetch | 0 | 0 |
| ACCVIFG $=0.03$ FFFh is the value read |  |  |  |
| Block write | ACCVIFG $=1$. Write is ignored |  |  |
|  | ACCVIFG $=0$. CPU fetches 03FFFh. This <br> is the J MP PC instruction. |  |  |
|  | 0 | ACCVIFG $=1$, LOCK $=1$ |  |
| Write | 1 | ACCVIFG $=0,03 F F F h$ is the value read |  |
|  | Instruction <br> fetch | 1 | ACCVIFG $=1$, LOCK $=1$ |

Interrupts are automatically disabled during any flash operation on F47x3/4 and F471xx devices when EEI $=0$ and EEIEX $=0$ and on all other devices where EEI and EEIEX are not present. After the flash operation has completed, interrupts are automatically re-enabled. Any interrupt that occurred during the operation will have its associated flag set and will generate an interrupt request when re-enabled.

On F47x3/4 and F471xx devices when EEIEX $=1$ and GIE $=1$, an interrupt will immediately abort any flash operation and the FAIL flag will be set. When $\mathrm{EEI}=1, \mathrm{GIE}=1$, and $\mathrm{EEIEX}=0$, a segment erase will be interrupted by a pending interrupt every $32 \mathrm{f}_{\mathrm{FTG}}$ cycles. After servicing the interrupt, the segment erase is continued for at least $32 \mathrm{f}_{\mathrm{FTG}}$ cycles or until it is complete. During the servicing of the interrupt, the BUSY bit remains set, but the flash memory can be accessed by the CPU without causing an access violation. Nested interrupts are not supported, because the RETI instruction is decoded to detect the return from interrupt.

The watchdog timer (in watchdog mode) should be disabled before a flash erase cycle. A reset aborts the erase and the result is unpredictable. After the erase cycle has completed, the watchdog may be re-enabled.

### 6.3.5 Stopping a Write or Erase Cycle

Any write or erase operation can be stopped before its normal completion by setting the emergency exit bit EMEX. Setting the EMEX bit stops the active operation immediately and stops the flash controller. All flash operations cease, the flash returns to read mode, and all bits in the FCTL1 register are reset. The result of the intended operation is unpredictable.

### 6.3.6 Marginal Read Mode

The marginal read mode can be used to verify the integrity of the flash memory contents. This feature is implemented in MSP430FG47x, MSP430F47x, MSP 430F 47x3/4, and MSP 430F 471xx devices; see the device-specific data sheet for availability. During marginal read mode, the presence of an insufficiently programmed flash memory bit location can be detected. Events that could produce this situation include improper $f_{\text {FTG }}$ settings, violation of minimum $\mathrm{V}_{\mathrm{CC}}$ during erase/program operations, and data retention end-of-life. One method for identifying such memory locations would be to periodically perform a checksum calculation over a section of flash memory (for example, a flash segment) and then to repeat this procedure with the marginal read mode enabled. If they do not match, it could indicate an insufficiently programmed flash memory location. It is possible to refresh the affected flash memory segment by disabling marginal read mode, copying to RAM, erasing the flash segment, and copying back from RAM to flash.

The program checking the flash memory contents must be executed from RAM. Executing code from flash automatically disables the marginal read mode. The marginal read modes are controlled by the MRGO and MRG1 bits. Setting MRG1 is used to detect insufficiently programmed flash cells containing a " 1 " (erased bits). Setting MRG0 is used to detect insufficiently programmed flash cells containing a "0" (programmed bits). Only one of these bits should be set at a time. Therefore, a full marginal read check requires two passes of checking the flash memory content's integrity. During marginal read mode, the flash access speed must be limited to 1 MHz (see device-specific data sheet).

### 6.3.7 Configuring and Accessing the Flash Memory Controller

The FCTLx registers are 16 -bit password-protected read/write registers. Any read or write access must use word instructions and write accesses must include the write password 0A5h in the upper byte. Any write to any FCTLx register with any value other than 0A5h in the upper byte is a security key violation, sets the KEYV flag, and triggers a PUC system reset. Any read of any FCTLx registers reads 096h in the upper byte.
Any write to FCTL1 during an erase or byte/word write operation is an access violation and sets ACCVIFG. Writing to FCTL1 is allowed in block write mode when WAIT $=1$, but writing to FCTL1 in block write mode when WAIT $=0$ is an access violation and sets ACCVIF G.
Any write to FCTL2 when the BUSY $=1$ is an access violation.
Any FCTLx register may be read when BUSY $=1$. A read does not cause an access violation.

### 6.3.8 Flash Memory Controller Interrupts

The flash controller has two interrupt sources, KEYV and ACCVIFG. ACCVIFG is set when an access violation occurs. When the ACCVIE bit is re-enabled after a flash write or erase, a set ACCVIFG flag generates an interrupt request. ACCVIFG sources the NMI interrupt vector, so it is not necessary for GIE to be set for ACCVIFG to request an interrupt. ACCVIF G may also be checked by software to determine if an access violation occurred. ACCVIFG must be reset by software.

The key violation flag KEYV is set when any of the flash control registers are written with an incorrect password. When this occurs, a PUC is generated, immediately resetting the device.

### 6.3.9 Programming Flash Memory Devices

There are three options for programming an MSP 430 flash device. All options support in-system programming:
$\square$ Program via JTAG
$\square$ Program via the bootstrap loader
$\square$ Program via a custom solution

## Programming Flash Memory via J TAG

MSP430 devices can be programmed via the JTAG port. The JTAG interface requires four signals, ground, and optionally $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{RST} / \mathrm{NMI}$.

The JTAG port is protected with a fuse. Blowing the fuse completely disables the JTAG port and is not reversible. Further access to the device via JTAG is not possible For more details see the application report Programming a Flash-Based MSP430 Using the JTAG Interface (SLAA149) at www.ti.com/msp430.

## Programming Flash Memory via the B ootstrap Loader (BSL)

Every MSP430 flash device contains a bootstrap loader. The BSL enables users to read or program the flash memory or RAM using a UART serial interface. Access to the MSP 430 flash memory via the BSL is protected by a 256-bit, user-defined password. For more details see the application report Features of the MSP430 Bootstrap Loader (SLAA089) at www.ti.com/msp430.

## Programming Flash Memory via a Custom Solution

The ability of the MSP430 CPU to write to its own flash memory allows for in-system and external custom programming solutions as shown in Figure 6-12. The user can choose to provide data to the MSP430 through any means available (UART, SPI, etc.). User-developed software can receive the data and program the flash memory. Because this type of solution is developed by the user, it can be completely customized to fit the application needs for programming, erasing, or updating the flash memory.

Figure 6-12. User-Developed Programming Solution


### 6.4 Flash Memory Registers

The flash memory registers are listed in Table 6-6.
Table 6-6.Flash Memory Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| Flash memory control register 1 | FCTL1 | Read/write | 0128 h | 09600 h with PUC |
| Flash memory control register 2 | FCTL2 | Read/write | 012 Ah | 09642 h with PUC |
| Flash memory control register 3 | FCTL3 | Read/write | 012 Ch | $09618 \mathrm{~h}^{\dagger}$ with PUC |
| Flash memory control register $4^{\ddagger}$ | FCTL4 | Read/write | 01 BEh | 0000 h with PUC |
| Interrupt enable 1 | IE1 | Read/write | 000h | Reset with PUC |

$\dagger$ 09658h in MSP430FG47x, MSP430F47x, MSP430F47x3/4, and MSP430F471xx devices
$\ddagger$ MSP430F G47x, MSP430F47x, MSP430F47x3/4, and MSP430F471xx devices only

## FCTL1, Flash Memory Control Register



| GMERAS | Bit 3 | Global mass erase, mass erase, and erase. These bits are used together to |
| :--- | :--- | :--- |
| MERAS | Bit 2 | select the erase mode. GMERAS, MERAS, and ERASE are automatically |
| ERASE | Bit 1 | reset when EMEX is set or the erase operation completes. |


| GMERAS | MERAS | ERASE | Erase Cycle |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | No erase |
| $X$ | 0 | 1 | Erase individual segment only |
| 0 | 1 | 0 | Erase main memory segment of selected <br> array |
| 0 | 1 | 1 | Erase main memory segments and infor- <br> mation segments of selected array |
| 1 | 1 | 0 | Erase main memory segments of all <br> memory arrays. |
| 1 | 1 | 1 | Erase all main memory and information <br> segments of all memory arrays |

Reserved Bit $0 \quad$ Reserved. Always read as 0.

## FCTL2, Flash Memory Control Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FWKEYx, Read as 096h Must be written as 0A5h |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FSSELx |  | FNx |  |  |  |  |  |
| rw-0 | rw-1 | rw-0 | rw-0 | rw-0 | rw-0 | rw-1 | rw-0 |
| FWKEYx | $\begin{aligned} & \text { Bits } \\ & \text { 15-8 } \end{aligned}$ | FCTLx password. Always read as 096h. Must be written as 0A5h, or a PUC is generated. |  |  |  |  |  |
| FSSELX | $\begin{aligned} & \text { Bits } \\ & 7-6 \end{aligned}$ | Flash cont  <br> 00 ACL <br> 01 MCL <br> 10 SMC <br> 11 SMC | ock s | selec |  |  |  |
| FNx | $\begin{aligned} & \text { Bits } \\ & 5-0 \end{aligned}$ | Flash controller clock divider. These six bits select the divider for the flash controller clock. The divisor value is $\mathrm{FNx}+1$. For example, when $\mathrm{FNx}=00 \mathrm{~h}$, Othe divisor is 1 . When $\mathrm{FNx}=03 \mathrm{Fh}$ the divisor is 64 . |  |  |  |  |  |

FCTL3, Flash Memory Control Register FCTL3
KEYV Bit 1 Flash security key violation. This bit indicates an incorrect FCTLx passwordwas written to any flash control register and generates a PUC when set. KEYVmust be reset with software.$0 \quad$ FCTLx password was written correctly1 FCTLx password was written incorrectlyBUSY Bit $0 \quad$ Busy. This bit indicates the status of the flash timing generator.
0 Not busy
1 Busy

FCTL4, Flash Memory Control Register FCTL4
(FG47x, F47x, F47x3/4, and F471xx devices only)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FWKEYx, Read as 096h Must be written as 0A5h |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | MRG1 | MRGO |  |  |  |  |
| r-0 | r-0 | rw-0 | rw-0 | r-0 | r-0 | r-0 | r-0 |
| FWKEYX | Bits 15-8 | FCTLx password. Always read as 096h. Must be written as 0A5h or a PUC will be generated. |  |  |  |  |  |
| Reserved | $\begin{aligned} & \text { Bits } \\ & 7-6 \end{aligned}$ | Reserved. Always read as 0 . |  |  |  |  |  |
| MRG1 | Bit 5 | Marginal read 1 mode. This bit enables the marginal 1 read mode. The marginal read 1 bit is cleared if the CPU starts execution from the flash memory. If both MRG1 and MRGO are set MRG1 is active and MRGO is ignored. <br> 0 Marginal 1 read mode is disabled. <br> 1 Marginal 1 read mode is enabled. |  |  |  |  |  |
| MRG0 | Bit 4 | Marginal read 0 mode. This bit enables the marginal 0 read mode. The marginal mode 0 is cleared if the CPU starts execution from the flash memory. If both MRG1 and MRG0 are set MRG1 is active and MRG0 is ignored. <br> $0 \quad$ Marginal 0 read mode is disabled. <br> 1 Marginal 0 read mode is enabled. |  |  |  |  |  |
| Reserved | Bits $3-0$ | Reserved. Always read as 0 . |  |  |  |  |  |

## IE 1, Interrupt E nable Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ACCVIE |  |  |  |  |  |

rw-0

Bits These bits may be used by other modules. See device-specific data sheet.
7-6,
4-0
ACCVIE Bit5 Flash memory access violation interrupt enable. This bit enables the ACCVIFG interrupt. Because other bits in IE 1 may be used for other modules, it is recommended to set or clear this bit using $B \mid S, B$ or $B \mid C, B$ instructions, rather than MOV. B or CLR. B instructions.
0 Interrupt not enabled
1 Interrupt enabled

## Supply Voltage Supervisor

This chapter describes the operation of the SVS. The SVS is implemented in all MSP430x4xx devices.

Topic Page
7.1 SVS Introduction ............................................................ 7-2
7.2 SVS Operation .......................................................... 7-4
7.3 SVS Registers .................................................................... 7-7

### 7.1 SVS Introduction

The supply voltage supervisor (SVS) is used to monitor the $\mathrm{AV}_{\mathrm{CC}}$ supply voltage or an external voltage. The SVS can be configured to set a flag or generate a POR reset when the supply voltage or external voltage drops below a user-selected threshold.

The SVS features include:

- $\mathrm{AV}_{\mathrm{CC}}$ monitoring
- Selectable generation of POR
- Output of SVS comparator accessible by software
- Low-voltage condition latched and accessible by software
- 14 selectable threshold levels
- External channel to monitor external voltage

The SVS block diagram is shown in Figure 7-1.

## Note: MSP430x412 and MSP430x413 Voltage Level Detect

The MSP430x412 and MSP430x413 devices implement only one voltage level detect setting. When VLDx $=0$, the SVS is off. Any value greater than 0 for VLDx selects a voltage level detect of 1.9 V .

Figure 7-1. SVS Block Diagram


### 7.2 SVS Operation

The SVS detects if the $\mathrm{AV}_{\mathrm{CC}}$ voltage drops below a selectable level. It can be configured to provide a POR or set a flag when a low-voltage condition occurs. The SVS is disabled after a brownout reset to conserve current consumption.

### 7.2.1 Configuring the SVS

The VLDx bits are used to enable/disable the SVS and select one of 14 threshold levels ( $\mathrm{V}_{\left(\text {SVS_IT-) }^{\prime}\right)}$ for comparison with $\mathrm{AV}_{\mathrm{Cc}}$. The SVS is off when VLDx $=0$ and on when VLDx $>0$. The SVSON bit does not turn on the SVS. Instead, it reflects the on/off state of the SVS and can be used to determine when the SVS is on.

When VLDx $=1111$, the external SVSIN channel is selected. The voltage on SVSIN is compared to an internal level of approximately 1.2 V .

### 7.2.2 SVS Comparator Operation

A low-voltage condition exists when $\mathrm{AV}_{\mathrm{CC}}$ drops below the selected threshold or when the external voltage drops below its $1.2-\mathrm{V}$ threshold. Any low-voltage condition sets the SVSFG bit.

The PORON bit enables or disables the device-reset function of the SVS. If PORON $=1$, a POR is generated when SVSFG is set. If PORON $=0$, a low-voltage condition sets SVSFG, but does not generate a POR.

The SVSFG bit is latched. This allows user software to determine if a low-voltage condition occurred previously. The SVSFG bit must be reset by user software. If the low-voltage condition is still present when SVSFG is reset, it is immediately set again by the SVS.

### 7.2.3 Changing the VLDx B its

When the VLDx bits are changed from zero to any non-zero value, there is an automatic settling delay, $\mathrm{t}_{\mathrm{d}(\mathrm{SVS} \text { on) }}$, implemented that allows the SVS circuitry to settle. The $\mathrm{t}_{\mathrm{d}(\mathrm{SVS} \text { on) }}$ delay is approximately $50 \mu \mathrm{~s}$. During this delay, the SVS does not flag a low-voltage condition or reset the device, and the SVSON bit is cleared. Software can test the SVSON bit to determine when the delay has elapsed and the SVS is monitoring the voltage properly. Writing to SVSCTL while SVSON $=0$ aborts the SVS automatic settling delay, $\mathrm{t}_{\text {(SVSon) }}$, and switch the SVS to active mode immediately. In doing so, the SVS circuitry might not be settled, resulting in unpredictable behavior.

When the VLDx bits are changed from any non-zero value to any other non-zero value, the circuitry requires the time $\mathrm{t}_{\text {settle }}$ to settle. The settling time $\mathrm{t}_{\text {settle }}$ is a maximum of $\sim 12 \mu \mathrm{~s}$ (see the device-specific data sheet). There is no automatic delay implemented that prevents SVSFG to be set or to prevent a reset of the device. The recommended flow to switch between levels is shown in the following code.

```
; Enable SVS for the first time:
    MOV.B #080h,&SVSCTL ; Level 2.8V, do not cause POR
; ...
; Change SVS I evel
    MOV.B #OOOh,&SVSCTL ; Temporarily disable SVS
    MOV.B #O18h,&SVSCTL ; Level 1.9V, cause POR
```

; ...

### 7.2.4 SVS Operating Range

Each SVS level has hysteresis to reduce sensitivity to small supply voltage changes when $A V_{C C}$ is close to the threshold. The SVS operation and SVS/B rownout interoperation are shown in Figure 7-2.

Figure 7-2. Operating Levels for SVS and Brownout/Reset Circuit


### 7.3 SVS Registers

The SVS registers are listed in Table 7-1.
Table 7-1.SVS Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| SVS Control Register | SVSCTL | Read/write | 056 h | Reset with BOR |

SVSCTL, SVS Control Register

| VLDx |  |  |  | PORON | SVSON | SVSOP | SVSFG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

${ }^{\dagger}$ Reset by a brownout reset only, not by a POR or PUC.

| VLDx | $\begin{aligned} & \text { Bits } \\ & 7-4 \end{aligned}$ | Voltage level detect. These bits turn on the SVS and select the nominal SVS threshold voltage level. See the device-specific data sheet for parameters. <br> 0000 SVS is off <br> 00011.9 V <br> 00102.1 V <br> 00112.2 V <br> 01002.3 V <br> 01012.4 V <br> 01102.5 V <br> 01112.65 V <br> 10002.8 V <br> 10012.9 V <br> 10103.05 <br> 10113.2 V <br> 11003.35 V <br> 11013.5 V <br> 11103.7 V <br> 1111 Compares external input voltage SVSIN to 1.2 V . |
| :---: | :---: | :---: |
| PORON | Bit 3 | POR on. This bit enables the SVSFG flag to cause a POR device reset. <br> 0 SVSFG does not cause a POR <br> 1 SVSFG causes a POR |
| Svson | Bit 2 | SVS on. This bit reflects the status of SVS operation. This bit DOES NOT turn on the SVS. The SVS is turned on by setting VLDx $>0$. <br> 0 SVS is Off <br> 1 SVS is On |
| SVSOP | Bit 1 | SVS output. This bit reflects the output value of the SVS comparator. <br> 0 SVS comparator output is low <br> 1 SVS comparator output is high |
| SVSFG | Bit 0 | SVS flag. This bit indicates a low voltage condition. SVSFG remains set after a low voltage condition until reset by software. <br> 0 No low voltage condition occurred <br> 1 A low condition is present or has occurred |

## Chapter 8

## 16-Bit Hardware Multiplier

This chapter describes the 16-bit hardware multiplier. The hardware multiplier is implemented in MSP430x44x, MSP430FE42x, MSP430FE42xA, MSP430FE42x2, and MSP430F42x, MSP430F42xA devices.
Topic Page
8.1 Hardware Multiplier Introduction ..... 8-2
8.2 Hardware Multiplier Operation ..... 8-3
8.3 Hardware Multiplier Registers ..... 8-7

### 8.1 Hardware Multiplier Introduction

The hardware multiplier is a peripheral and is not part of the MSP430 CPU. This means that its activities do not interfere with the CPU activities. The multiplier registers are peripheral registers that are loaded and read with CPU instructions.

The hardware multiplier supports:

- Unsigned multiply
- Signed multiply
- Unsigned multiply accumulate
- Signed multiply accumulate
- $16 \times 16$ bits, $16 \times 8$ bits, $8 \times 16$ bits, $8 \times 8$ bits

The hardware multiplier block diagram is shown in Figure 8-1.

Figure 8-1. Hardware Multiplier Block Diagram


### 8.2 Hardware Multiplier Operation

The hardware multiplier supports unsigned multiply, signed multiply, unsigned multiply accumulate, and signed multiply accumulate operations. The type of operation is selected by the address the first operand is written to.

The hardware multiplier has two 16 -bit operand registers, OP1 and OP2, and three result registers, RESLO, RESHI, and SUMEXT. RESLO stores the low word of the result, RESHI stores the high word of the result, and SUMEXT stores information about the result. The result is ready in three MCLK cycles and can be read with the next instruction after writing to OP2, except when using an indirect addressing mode to access the result. When using indirect addressing for the result, a NOP is required before the result is ready.

### 8.2.1 Operand Registers

The operand one register OP1 has four addresses, shown in Table 8-1, used to select the multiply mode. Writing the first operand to the desired address selects the type of multiply operation but does not start any operation. Writing the second operand to the operand two register OP2 initiates the multiply operation. Writing OP2 starts the selected operation with the values stored in OP1 and OP2. The result is written into the three result registers RESLO, RESHI, and SUMEXT.

Repeated multiply operations may be performed without reloading OP1 if the OP1 value is used for successive operations. It is not necessary to re-write the OP 1 value to perform the operations.

Table 8-1.OP1 addresses

| OP1 Address | Register Name | Operation |
| :--- | :--- | :--- |
| 0130 h | MPY | Unsigned multiply |
| 0132 h | MPYS | Signed multiply |
| 0134 h | MAC | Unsigned multiply accumulate |
| 0136 h | MACS | Signed multiply accumulate |

### 8.2.2 Result Registers

The result low register RESLO holds the lower 16-bits of the calculation result. The result high register RESHI contents depend on the multiply operation and are listed in Table 8-2.

Table 8-2.RESHI Contents

| Mode | RESHI Contents |
| :--- | :--- |
| MPY | Upper 16 bits of the result |
| MPYS | The MSB is the sign of the result. The remaining bits are the <br> upper 15 bits of the result. Two's complement notation is used <br> for the result. |
| MAC | Upper 16 bits of the result <br> UACS <br> Upper 16 bits of the result. Two's complement notation is used |

The sum extension registers SUMEXT contents depend on the multiply operation and are listed in Table 8-3.

Table 8-3.SUMEXT Contents

| Mode | SUMEXT |
| :--- | :--- |
| MPY | SUMEXT is always 0000h |
| MPYS | SUMEXT contains the extended sign of the result |
|  | OOOOOh R esult was positive or zero |
| MAC | OFFFFh Result was negative |
|  | SUMEXT contains the carry of the result |
|  | OOOOh No carry for result |
| MACS | OOO1h Result has a carry |
|  | SUMEXT contains the extended sign of the result |
|  | OOOOOh Result was positive or zero |
|  | OFFFFh Result was negative |

## MACS Underflow and Overflow

The multiplier does not automatically detect underflow or overflow in the MACS mode. The accumulator range for positive numbers is 0 to 7FFF FFFFh and for negative numbers is OFFFF FFFFh to 80000000 h . An underflow occurs when the sum of two negative numbers yields a result that is in the range for a positive number. An overflow occurs when the sum of two positive numbers yields a result that is in the range for a negative number. In both of these cases, the SUMEXT register contains the sign of the result, OFFFFh for overflow and 0000 h for underflow. User software must detect and handle these conditions appropriately.

### 8.2.3 Software Examples

Examples for all multiplier modes follow. All $8 \times 8$ modes use the absolute address for the registers, because the assembler does not allow .B access to word registers when using the labels from the standard definitions file.

```
; 16x16 Unsigned Multiply
    MOV #O1234h,&MPY; Load first operand
    MOV #O5678h,&OP2 ; Load second operand
; ... ; Process results
; 8x8 Unsigned Multiply. Absolute addressing.
    MOV.B #O12h,&0130h; Load first operand
    MOV.B #034h,&0138h; Load 2nd operand
; ... ; Process results
; 16x16 Signed Multiply
    MOV #01234h, &MPYS ; Load first operand
    MOV #05678h,&OP2; Load 2nd operand
; ... ; Process results
; 8x8 Signed Multiply. Absolute addressing.
    MOV.B #O12h,&0132h; Load first operand
    SXT &MPYS ; Sign extend first operand
    MOV.B #034h, &0138h; Load 2nd operand
    SXT &OP2 ; Sign extend 2nd operand
                        ; (triggers 2nd multiplication)
; ... Process results
; 16x16 Unsigned Multiply Accumulate
    MOV #O1234h,&MAC; Load first operand
    MOV #05678h,&OP2 ; Load 2nd operand
; ... ; Process results
; 8x8 Unsigned Multiply Accumulate. Absolute addressing
    MOV.B #012h, &0134h; Load first operand
    MOV.B #034h,&0138h; Load 2nd operand
; ... ; Process results
; 16x16 Si gned Multiply Accumulate
    MOV #O1234h,&MACS ; Load first operand
    MOV #05678h,&OP2; Load 2nd operand
; ... ; Process results
; 8x8 Signed Multiply Accumulate. Absolute addressing
    MOV.B #012h,&0136h; Load first operand
    SXT &MACS ; Sign extend first operand
    MOV.B #034h,R5 ; Temp. Iocation for 2nd operand
    SXT R5 ; Sign extend 2nd operand
    MOV R5,&OP2 ; Load 2nd operand
; ... ; Process results
```


### 8.2.4 Indirect Addressing of RESLO

When using indirect or indirect autoincrement addressing mode to access the result registers, At least one instruction is needed between loading the second operand and accessing one of the result registers.

```
; Access multiplier results with indirect addressing
    MOV #RESLO,R5 ; RESLO address in R5 for indirect
    MOV &OPER1,&MPY ; Load lst operand
    MOV &OPER2,&OP2 ; Load 2nd operand
    NOP ; Need one cycle
    MOV @R5t,&xxx ; Move RESLO
    MOV @R5,&xxx ; Move RESHI
```


### 8.2.5 Using Interrupts

If an interrupt occurs after writing OP1 but before writing OP2, and the multiplier is used in servicing that interrupt, the original multiplier mode selection is lost and the results are unpredictable. To avoid this, disable interrupts before using the hardware multiplier or do not use the multiplier in interrupt service routines.

```
; Disable interrupts before using the hardware multiplier
    DINT ; Disable interrupts
    NOP ; Required for DINT
    MOV #xxh,&MPY; Load lst operand
    MOV #xxh,&OP2; Load 2nd operand
    EINT ; Interrupts may be enable before
    ; Process results
```


### 8.3 Hardware Multiplier Registers

The hardware multiplier registers are listed in Table 8-4.
Table 8-4. Hardware Multiplier Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| Operand one - multiply | MPY | Read/write | 0130 h | Unchanged |
| Operand one - signed multiply | MPYS | Read/write | 0132 h | Unchanged |
| Operand one - multiply accumulate | MAC | Read/write | 0134 h | Unchanged |
| Operand one - signed multiply accumulate | MACS | Read/write | 0136 h | Unchanged |
| Operand two | OP2 | Read/write | 0138 h | Unchanged |
| Result low word | RESLO | Read/write | 013 Ah | Undefined |
| Result high word | RESHI | Read/write | 013 Ch | Undefined |
| Sum Extension register | SUMEXT | Read | 013 Eh | Undefined |

## Chapter 9

## 32-Bit Hardware Multiplier

This chapter describes the 32 -bit hardware multiplier (MPY32) of the MSP430x4xx family. The 32-bit hardware multiplier is implemented in MSP430F47x3/4 and MSP 430F471xx devices.
Topic Page
9.1 32-B it Hardware Multiplier Introduction ..... 9-2
9.2 32-B it Hardware Multiplier Operation ..... 9-4
9.3 32-B it Hardware Multiplier Registers ..... 9-21

### 9.1 32-B it Hardware Multiplier Introduction

The 32-bit hardware multiplier is a peripheral and is not part of the MSP430 CPU. This means its activities do not interfere with the CPU activities. The multiplier registers are peripheral registers that are loaded and read with CPU instructions.

The hardware multiplier supports:

- Unsigned multiply
- Signed multiply
- Unsigned multiply accumulate
- Signed multiply accumulate
- 8-bit, 16-bit, 24 -bit and 32 -bit operands
- Saturation
- Fractional numbers
- 8-bit and 16 -bit operation compatible with 16 -bit hardware multiplier
- 8-bit and 24-bit multiplications without requiring a "sign extend" instruction

The 32-bit hardware multiplier block diagram is shown in Figure 9-1.

Figure 9-1. 32-Bit Hardware Multiplier Block Diagram


### 9.2 32-B it Hardware Multiplier Operation

The hardware multiplier supports 8 -bit, 16 -bit, 24 -bit, and 32 -bit operands with unsigned multiply, signed multiply, unsigned multiply-accumulate, and signed multiply-accumulate operations. The size of the operands are defined by the address the operand is written to and if it is written as word or byte. The type of operation is selected by the address the first operand is written to.

The hardware multiplier has two 32-bit operand registers, operand one OP1 and operand two OP2, and a 64-bit result register accessible via registers RES0 to RES3. For compatibility with the $16 \times 16$ hardware multiplier the result of a 8 -bit or 16 -bit operation is accessible via RESLO, RESHI, and SUMEXT, as well. RESLO stores the low word of the $16 \times 16$-bit result, RESHI stores the high word of the result, and SUMEXT stores information about the result.

The result of a 8 -bit or 16 -bit operation is ready in three MCLK cycles and can be read with the next instruction after writing to OP2, except when using an indirect addressing mode to access the result. When using indirect addressing for the result, a NOP is required before the result is ready.

The result of a 24 -bit or 32 -bit operation can be read with successive instructions after writing OP2 or OP2H starting with RESO, except when using an indirect addressing mode to access the result. When using indirect addressing for the result, a NOP is required before the result is ready.

Table 9-1 summarizes when each word of the 64-bit result is available for the various combinations of operand sizes. With a 32 -bit wide second operand OP 2 L and OP 2 H needs to be written. Depending on when the two 16 -bit parts are written the result availability may vary thus the table shows two entries, one for OP2L written and one for OP2H written. The worst case defines the actual result availability.

Table 9-1. Result Availability (MPYFRAC $=0 ;$ MPYSAT $=0$ )

| Operation(OP1 x OP2) | Result ready in MCLK cycles |  |  |  |  | After |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RESO | RES1 | RES2 | RES3 | MPYC B it |  |
| 8/16 x 8/16 | 3 | 3 | 4 | 4 | 3 | OP2 written |
| $24 / 32 \times 8 / 16$ | 3 | 5 | 6 | 7 | 7 | OP2 written |
| 8/16 $\times 24 / 32$ | 3 | 5 | 6 | 7 | 7 | OP 2L written |
|  | N/A | 3 | 4 | 4 | 4 | OP2H written |
| 24/32 $\times 24 / 32$ | 3 | 8 | 10 | 11 | 11 | OP2L written |
|  | N/A | 3 | 5 | 6 | 6 | OP2H written |

### 9.2.1 Operand Registers

Operand one OP1 has twelve registers, shown in Table 9-2, used to load data into the multiplier and also select the multiply mode. Writing the low-word of the first operand to a given address selects the type of multiply operation to be performed but does not start any operation. When writing a second word to a high-word register with suffix " 32 H " the multiplier assumes a 32 -bit wide OP1, otherwise 16-bits are assumed. The last address written prior to writing OP 2 defines the width of the first operand. For example, if MPY 32L is written first followed by MPY 32 H , all 32 bits are used and the data width of OP 1 is set to 32 bits. If MPY32H is written first followed by MPY 32 L , the multiplication will ignore MPY 32 H and assume a 16 -bit wide OP1 using the data written into MPY32L.

Repeated multiply operations may be performed without reloading OP 1 if the OP1 value is used for successive operations. It is not necessary to rewrite the OP1 value to perform the operations.

Table 9-2.OP1 registers

| OP1 Register Name | Operation |
| :--- | :--- |
| MPY | Unsigned Multiply - operand bits 0 up to 15 |
| MPYS | Signed Multiply - operand bits 0 up to 15 |
| MAC | Unsigned Multiply Accumulate - operand bits 0 up to 15 |
| MACS | Signed Multiply Accumulate - operand bits 0 up to 15 |
| MPY32L | Unsigned Multiply - operand bits 0 up to 15 |
| MPY32H | Unsigned Multiply - operand bits 16 up to 31 |
| MPYS32L | Signed Multiply - operand bits 0 up to 15 |
| MPYS32H | Signed Multiply - operand bits 16 up to 31 |
| MAC32L | Unsigned Multiply Accumulate - operand bits 0 up to 15 |
| MAC32H | Unsigned Multiply Accumulate - operand bits 16 up to 31 |
| MACS32L | Signed Multiply Accumulate - operand bits 0 up to 15 |
| MACS32H | Signed Multiply Accumulate - operand bits 16 up to 31 |

Writing the second operand to the operand two register OP2 initiates the multiply operation. Writing OP2 starts the selected operation with a 16 -bit wide second operand together with the values stored in OP1. Writing OP2L starts the selected operation with a 32 -bit wide second operand and the multiplier expects a the high word to be written to OP2H. Writing to OP 2 H without a preceding write to OP2L is ignored.

Table 9-3. OP 2 registers

| OP2 Register Name | Operation |
| :--- | :--- |
| OP2 | Start multiplication with 16-bit wide operand two OP2 <br> (operand bits 0 up to 15) |
| OP2L | Start multiplication with 32-bit wide operand two OP2 <br> (operand bits 0 up to 15) |
| OP2H | Continue multiplication with 32-bit wide operand two OP2 <br> (operand bits 16 up to 31) |

For 8-bit or 24-bit operands the operand registers can be accessed with byte instructions. Accessing the multiplier with a byte instruction during a signed operation will automatically cause a sign extension of the byte within the multiplier module. For 24 -bit operands only the high word should be written as byte. Whether or not the 24-bit operands are sign extended is defined by the register that is used to write the low word, because this register defines if the operation is unsigned or signed.

The high word of a 32-bit operand remains unchanged when changing the size of the operand to 16 bit either by modifying the operand size bits or by writing to the respective operand register. During the execution of the 16 -bit operation the content of the high word is ignored.

## Note: Changing of First or Second Operand During Multiplication

Changing OP1 or OP2 while the selected multiply operation is being calculated will render any results invalid that are not ready at the time the new operand(s) are changed.

Writing OP2 or OP2L will abort any ongoing calculation and start a new operation. Results that are not ready at that time are invalid also for following MAC or MACS operations.

R efer to the tables "Result Availability" for the different modes on how many CPU cycles are needed until a certain result register is ready and valid.

### 9.2.2 Result Registers

The multiplication result is always 64-bits wide. It is accessible via registers RES0 to RES3. Used with a signed operation MPYS or MACS the results are appropriately sign extended. If the result registers are loaded with initial values before a MACS operation the user software must take care that the written value is properly sign extended to 64 bits.

## Note: Changing of Result Registers During Multiplication

The result registers must not be modified by the user software after writing the second operand into OP2 or OP2L until the initiated operation is completed.

In addition to RES0 to RES3, for compatibility with the $16 \times 16$ hardware multiplier the 32 -bit result of a 8 -bit or 16 -bit operation is accessible via RESLO, RESHI, and SUMEXT. In this case the result low register RESLO holds the lower 16 -bits of the calculation result and the result high register RESHI holds the upper 16 bits. RESO and RES1 are identical to RESLO and RESHI, respectively, in usage and access of calculated results.

The sum extension registers SUMEXT contents depend on the multiply operation and are listed in Table 9-4. If all operands are 16 bits wide or less the 32 -bit result is used to determine sign and carry. If one of the operands is larger than 16 bits the 64-bit result is used.

The MPYC bit reflects the multiplier's carry as listed in Table 9-4 and thus can be used as 33 rd or 65 th bit of the result if fractional or saturation mode is not selected. With MAC or MACS operations the MPYC bit reflects the carry of the 32-bit or 64-bit accumulation and is not taken into account for successive MAC and MACS operations as the 33 rd or 65 th bit.

Table 9-4. SUMEXT Contents and MPYC Contents

| Mode | SUMEXT | MPYC |  |
| :--- | :--- | :--- | :--- |
| MPY | SUMEXT is always 0000h | MPYC is always 0 |  |
| MPYS | SUMEXT contains the extended sign of the result | MPYC contains the sign of the result |  |
|  | 00000h Result was positive or zero | 0 | Result was positive or zero |
|  | 0FFFFh Result was negative | 1 | Result was negative |
| MAC | SUMEXT contains the carry of the result | MPYC contains the carry of the result |  |
|  | $0000 h$ No carry for result | 0 | No carry for result |
|  | MACS | SUMEXT contains the extended sign of the result | MPYC contains the carry of the result |
|  | 00000h Result was positive or zero | 0 | No carry for result, |
|  | 0FFFFh Result was negative | 1 | Result has a carry |

## MACS Underflow and Overflow

The multiplier does not automatically detect underflow or overflow in MACS mode. For example working with 16 -bit input data and 32 -bit results, i.e. using just RESLO and RESHI, the available range for positive numbers is 0 to 07FFF FFFFh and for negative numbers is OFFFF FFFFh to 08000 0000h. An underflow occurs when the sum of two negative numbers yields a result that is in the range for a positive number. An overflow occurs when the sum of two positive numbers yields a result that is in the range for a negative number.

The SUMEXT register contains the sign of the result in both cases described above, OFFFFh for a 32 -bit overflow and 0000h for a 32-bit underflow. The MPYC bit in MPY32CTLO can be used to detect the overflow condition. If the carry is different than the sign reflected by the SUMEXT register an overflow or underflow occurred. User software must handle these conditions appropriately.

### 9.2.3 Software Examples

Examples for all multiplier modes follow. All $8 \times 8$ modes use the absolute address for the registers because the assembler will not allow .B access to word registers when using the labels from the standard definitions file.

There is no sign extension necessary in software. Accessing the multiplier with a byte instruction during a signed operation will automatically cause a sign extension of the byte within the multiplier module.

```
; 32\times32 Unsigned Multiply
    MOV #O1234h,&MPY32L; Load I ow word of 1st operand
    MOV #O1234h,&MPY32H; Load high word of lst operand
    MOV #05678h,&OP2L ; Load IOw word of 2nd operand
    MOV #O5678h,&OP2H ; Load high word of 2nd operand
; ... Process results
; 16\times16 Unsigned Multiply
    MOV #O1234h,&MPY ; Load 1st operand
    MOV #05678h,&OP2 ; Load 2nd operand
; ;. Process results
; 8x8 Unsigned Multiply. Absolute addressing.
    MOV.B #012h,&MPY_B ; Load lst operand
    MOV.B #034h,&OP2_B ; Load 2nd operand
; ... ; Process results
; 32\times32 Signed Multiply
    MOV #O1234h,&MPYS32L ; Load IOw word of lst operand
    MOV #O1234h,&MPYS32H ; Load high word of lst operand
    MOV #05678h,&OP2L ; Load IOW word of 2nd operand
    MOV #O5678h,&OP2H ; Load high word of 2nd operand
; ... ; Process results
; 16x16 Signed Multiply
    MOV #O1234h,&MPYS ; Load lst operand
    MOV #05678h,&OP2 ; Load 2nd operand
; ... ; Process results
; 8x8 Signed Multiply. Absolute addressing.
    MOV.B #012h,&MPYS_B ; Load 1st operand
    MOV.B #O34h,&OP2_B ; Load 2nd operand
; ... ; Process results
```


### 9.2.4 Fractional Numbers

The 32 -bit multiplier provides support for fixed-point signal processing. In fixed-point signal processing, fractional number are represented by using a fixed decimal point. To classify different ranges of decimal numbers, a Q -format is used. Different Q -formats represent different locations of the decimal point. Figure 9-2 shows the format of a signed Q15 number using 16 bits. Every bit after the decimal point has a resolution of $1 / 2$, the most significant bit is used as the sign bit. The most negative number is 08000 h and the maximum positive number is 07FFFh. This gives a range from -1.0 to $0.999969482 \cong 1.0$ for the signed Q15 format with 16 bits.

Figure 9-2. Q15 Format Representation


The range can be increased by shifting the decimal point to the right as shown in Figure 9-3. The signed Q14 format with 16 bits gives a range from -2.0 to $1.999938965 \cong 2.0$.

Figure 9-3. Q14 Format Representation


The benefit of using 16 -bit signed Q15 or 32-bit signed Q31 numbers with multiplication is that the product of two number in the range from -1.0 to 1.0 is always in that same range.

## Fractional Number Mode

Multiplying two fractional numbers using the default multiplication mode with MPYFRAC $=0$ and MPYSAT $=0$ gives a result with 2 sign bits. For example if two 16-bit Q15 numbers are multiplied a 32-bit result in Q30 format is obtained. To convert the result into Q15 format manually, the first 15 trailing bits and the extended sign bit must be removed. However, when the fractional mode of the multiplier is used, the redundant sign bit is automatically removed yielding a result in Q31 format for the multiplication of two 16-bit Q15 numbers. Reading the result register RES1 gives the result as 16 -bit Q 15 number. The 32-bit Q31 result of a multiplication of two 32-bit Q31 numbers is accessed by reading registers RES2 and RES3.

The fractional mode is enabled with MPYFRAC $=1$ in register MPY 32CTLO. The actual content of the result register(s) is not modified when MPYFRAC $=1$. When the result is accessed using software, the value is left-shifted 1 bit resulting in the final Q formatted result. This allows user software to switch between reading both the shifted (fractional) and the un-shifted result. The fractional mode should only be enabled when required and disabled after use.

In fractional mode the SUMEXT register contains the sign extended bits 32 and 33 of the shifted result for $16 \times 16$-bit operations and bits 64 and 65 for $32 \times 32$-bit operations - not only bits 32 or 64 , respectively.

The MPYC bit is not affected by the fractional mode. It always reads the carry of the nonfractional result.

```
; Example using
; Fractional 16x16 multiplication
    BIS #MPYFRAC, &MPY32CTLO ; Turn on fractional mode
    MOV &FRACT1,&MPYS ; Load lst operand as Q15
    MOV &FRACT2,&OP2 ; Load 2nd operand as Q15
    MOV &RES1,&PROD ; Save result as Q15
    BIC #MPYFRAC,&MPY32CTLO ; Back to normal mode
```

Table 9-5. Result Availability in Fractional Mode (MPYFRAC $=1$; MPYSAT $=0$ )

| Operation <br> (OP1 $\times$ OP2 $)$ | Result ready in MCLK cycles |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
|  | RES0 | RES1 | RES2 | RES3 | MPYC Bit |  |
| $8 / 16 \times 8 / 16$ | 3 | 3 | 4 | 4 | 3 | OP2 written |
| $24 / 32 \times 8 / 16$ | 3 | 5 | 6 | 7 | 7 | OP2 written |
| $8 / 16 \times 24 / 32$ | 3 | 5 | 6 | 7 | 7 | OP 2L written |
|  | N/A | 3 | 4 | 4 | 4 | OP 2H written |
| $24 / 32 \times 24 / 32$ | 3 | 8 | 10 | 11 | 11 | OP 2L written |
|  | N/A | 3 | 5 | 6 | 6 | OP 2H written |

## Saturation Mode

The multiplier prevents overflow and underflow of signed operations in saturation mode. The saturation mode is enabled with MPYSAT $=1$ in register MPY 32CTLO. If an overflow occurs the result is set to the most positive value available. If an underflow occurs the result is set to the most negative value available. This is useful to reduce mathematical artifacts in control systems on overflow and underflow conditions. The saturation mode should only be enabled when required and disabled after use.

The actual content of the result register(s) is not modified when MPYSAT $=1$. When the result is accessed using software, the value is automatically adjusted providing the most positive or most negative result when an overflow or underflow has occurred. The adjusted result is also used for successive multiply-and-accumulate operations. This allows user software to switch between reading the saturated and the non-saturated result.

With $16 \times 16$ operations the saturation mode only applies to the least significant 32 bits, i.e. the result registers RES0 and RES1. Using the saturation mode in MAC or MACS operations that mix $16 \times 16$ operations with $32 \times 32,16 \times 32$ or $32 \times 16$ operations will lead to unpredictable results.

With $32 \times 32,16 \times 32$, and $32 \times 16$ operations the saturated result can only be calculated when RES3 is ready. In non-5xx devices, reading RES0 to RES2 prior to the complete result being ready will deliver the nonsaturated results, independent of the MPYSAT bit setting.

Enabling the saturation mode does not affect the content of the SUMEXT register nor the content of the MPYC bit.

```
Example using
; Fractional 16x16 multiply accumulate with Saturation
    ; Turn on fractional and saturation mode:
    BI S #MPYSAT +MPYFRAC,&MPY32CTLO
    MOV &A1,&MPYS ; Load A1 for 1st term
    MOV &K1,&OP2 ; Load K1 to get A1*K1
    MOV &A2,&MACS ; Load A2 for 2nd term
    MOV &K2,&OP2 ; Load K2 to get A2*K2
    MOV &RES1,&PROD ; Save A1*K1+A2*K2 as result
    BIC #MPYSAT+MPYFRAC, &MPY32CTLO; turn back to normal
```

Table 9-6. Result Availability in Saturation Mode (MPYSAT =1)

| Operation <br> (OP1 $\times$ OP2) | Result ready in MCLK cycles |  |  |  |  |  |  | RES0 | RES1 | RES2 | RES3 | MPYC Bit |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $8 / 16 \times 8 / 16$ | 3 | 3 | N/A | N/A | 3 | OP2 written |  |  |  |  |  |  |  |
| $24 / 32 \times 8 / 16$ | 7 | 7 | 7 | 7 | 7 | OP2 written |  |  |  |  |  |  |  |
| $8 / 16 \times 24 / 32$ | 7 | 7 | 7 | 7 | 7 | OP 2L written |  |  |  |  |  |  |  |
|  | 4 | 4 | 4 | 4 | 4 | OP 2H written |  |  |  |  |  |  |  |
| $24 / 32 \times 24 / 32$ | 11 | 11 | 11 | 11 | 11 | OP2L written |  |  |  |  |  |  |  |
|  | 6 | 6 | 6 | 6 | 6 | OP2H written |  |  |  |  |  |  |  |

Figure 9-4 shows the flow for 32 -bit saturation used for $16 \times 16$ bit multiplications and the flow for 64-bit saturation used in all other cases. Primarily, the saturated results depends on the carry bit MPYC and the most significant bit of the result. Secondly, if the fractional mode is enabled it depends also on the two most significant bits of the unshift result; i.e., the result that is read with fractional mode disabled.

Figure 9-4. Saturation Flow Chart


## Note: Saturation in Fractional Mode

In case of multiplying $-1.0 x-1.0$ in fractional mode, the result of +1.0 is out of range, thus, the saturated result gives the most positive result.

The following example illustrates a special case showing the saturation function in fractional mode. It also uses the 8 -bit functionality of the MPY 32 module.

```
; Turn on fractional and saturation mode,
; clear all other bits in MPY32CTLO:
MOV #MPYSAT +MPYFRAC, &MPY32CTLO
;Pre-load result registers to demonstrate overflow
MOV #O,&RES3 ;
MOV #0,&RES2 ;
MOV #07FFFh,&RES1 ;
MOV #OFA6Oh,&RESO ;
MOV.B #050h,&MACS_B ; 8-bit signed MAC operation
MOV.B #012h,&OP2_B ; Start 16x16 bit operation
MOV &RESO,R6 ; R6 = OFFFFh
MOV &RES1,R7 ; R7 = 07FFFh
```

The result is saturated because already the result not converted into a fractional number shows an overflow. The multiplication of the two positive numbers 00050h and 00012h gives 005A0h. 005A0h added to 07FFF.FA60h results in 8000.059 without MPYC being set. Since the MSB of the unmodified result RES 1 is 1 and MPYC $=0$ the result is saturated according to the saturation flow chart in Figure 9-4.

## Note: Validity of Saturated Result

The saturated result is only valid if the registers RESO to RES3, the size of operands 1 and 2 and MPYC are not modified.

If the saturation mode is used with a preloaded result, user software must ensure that MPYC in the MPY 32CTLO register is loaded with the sign bit of the written result otherwise the saturation mode erroneously saturates the result.

### 9.2.5 Putting It All Together

Figure 9-5 shows the complete multiplication flow depending on the various selectable modes for the MPY 32 module.

Figure 9-5. Multiplication Flow Chart


Given the separation in processing of 16 -bit operations ( 32 -bit results) and 32 -bit operations ( 64 -bit results) by the module, it is important to understand the implications when using MAC/MACS operations and mixing 16-bit operands/results with 32 -bit operands/results. User software must address these points during usage when mixing these operations. The following code illustrates the issue.

```
Mixing 32x24 multiplication with 16x16 MACS operation
    MOV #MPYSAT,&MPY32CTLO; Saturation mode
    MOV #052C5h,&MPY32L ; Load low word of 1st operand
    MOV #06153h,&MPY32H; Load high word of lst operand
    MOV #OO1ABh,&OP2L ; Load low word of 2nd operand
    MOV.B #O23h,&OP2H_B ; Load high word of 2nd operand
    ;... 5 NOPs required
    MOV &RESO,R6 ; R6 = 00E97h
    MOV &RES1,R7 ; R7 = OA6EAh
    MOV &RES2,R8 ; R8 = 04F06h
    MOV &RES3,R9 ; R9 = 0000Dh
        Note that MPYC = 0!
    MOV #OCCC3h,&MACS ; Signed MAC operation
    MOV #OFFB6h,&OP2 ; 16x16 bit operation
    MOV &RESLO,R6 ; R6 = OFFFFh
    MOV &RESHI,R7 ; R7 = 07FFFh
```

The second operation gives a saturated result because the 32 -bit value used for the $16 \times 16$ bit MACS operation was already saturated when the operation was started: the carry bit MPYC was 0 from the previous operation but the most significant bit in result register RES 1 is set. As one can see in the flow chart the content of the result registers are saturated for multiply-and-accumulate operations after starting a new operation based on the previous results but depending on the size of the result (32-bit or 64-bit) of the newly initiated operation.

The saturation before the multiplication can cause issues if the MPYC bit is not properly set as the following code example illustrates.

```
; Pre-load result registers to demonstrate overflow
MOV #0,&RES3
MOV #O,&RES2
MOV #0,&RES1
MOV #O,&RESO
; Saturation mode and set MPYC:
MOV #MPYSAT +MPYC,&MPY32CTLO
MOV.B #082h,&MACS_B ; 8-bit signed MAC operation
MOV.B #O4Fh,&OP2_B ; Start 16x16 bit operation
MOV &RESO,R6 ; R6 = 00000h
MOV &RES1,R7 ; R7 = 08000h
```

Even though the result registers were loaded with all zeros the final result is saturated. This is because the MPYC bit was set causing the result used for the multiply-and-accumulate to be saturated to 08000 0000h. Adding a negative number to it would again cause an underflow thus the final result is also saturated to 080000000 h .

### 9.2.6 Indirect Addressing of Result Registers

When using indirect or indirect autoincrement addressing mode to access the result registers and the multiplier requires 3 cycles until result availability according to Table $9-1$, at least one instruction is needed between loading the second operand and accessing the result registers:

```
; Access multiplier 16x16 results with indirect addressing
    MOV #RESO,R5 ; RESO address in R5 for indirect
    MOV &OPER1,&MPY ; Load lst operand
    MOV &OPER2,&OP2 ; Load 2nd operand
    NOP ; Need one cycle
    MOV @R5+,&xxx ; Move RESO
    MOV @R5,&xxx ; Move RESI
```

In case of a $32 \times 16$ multiplication there is also one instruction required between reading the first result register RES0 and the second result register RES1:

| Access | multiplier $32 \times 16$ | results with indirect addressing |
| :---: | :---: | :---: |
| MOV | \#RESO, R5 | RESO address in R5 for indirect |
| MOV | \&OPER1L, \&MPY32L | Load low word of lst operand |
| MOV | \&OPER1H, \&MPY32H | Load high word of 1st operand |
| MOV | \&OPER2, \&OP 2 | Load 2 nd operand (16 bits) |
| NOP |  | Need one cycle |
| MOV | $@ R 5+$, \& $\mathrm{x} x \mathrm{x}$ | Move RESO |
| NOP |  | Need one additional cycle |
| MOV | @R 5, \&xx | Move RES1 |
|  |  | No additional cycles required! |
| MOV | @R 5, \&xx | Move RES2 |

### 9.2.7 Using Interrupts

If an interrupt occurs after writing OP1, but before writing OP2, and the multiplier is used in servicing that interrupt, the original multiplier mode selection is lost and the results are unpredictable. To avoid this, disable interrupts before using the hardware multiplier, do not use the multiplier in interrupt service routines, or use the save and restore functionality of the 32-bit multiplier.

```
; Di sable interrupts before using the hardware multiplier
    DINT ; Disable interrupts
    NOP ; Required for DINT
    MOV #xxh,&MPY; Load lst operand
    MOV #xxh,&OP2; Load 2nd operand
    EINT ; Interrupts may be enabled before
    ; processing results if result
    ; registers are stored and restored in
    ; interrupt service routines
```


## Save and Restore

If the multiplier is used in interrupt service routines its state can be saved and restored using the MPY32CTL0 register. The following code example shows how the complete multiplier status can be saved and restored to allow interruptible multiplications together with the usage of the multiplier in interrupt service routines. Since the state of the MPYSAT and MPYFRAC bits are unknown they should be cleared before the registers are saved as shown in the code example.

```
; Interrupt service routine using multiplier
MPY_USING_ISR
    PUSH &MPY32CTLO ; Save multiplier mode, etc.
    BIC #MPYSAT+MPYFRAC, &MPY32CTLO
    ; Clear MPYSAT+MPYFRAC
    PUSH &RES3 ; Save result 3
    PUSH &RES2 ; Save result 2
    PUSH &RES1 ; Save result 1
    PUSH &RESO ; Save result 0
    PUSH &MPY32H ; Save operand 1, high word
    PUSH &MPY32L ; Save operand 1, low word
    PUSH &OP2H ; Save operand 2, high word
    PUSH &OP2L ; Save operand 2, low word
    ... ; Main part of ISR
    ; Using standard MPY routines
    POP &OP2L ; Restore operand 2, Iow word
    POP &OP2H ; Restore operand 2, high word
    ; Starts dummy multiplication but
    ; result is overwritten by
    ; following restore operations:
    POP &MPY32L ; Restore operand 1, Iow word
    POP &MPY32H ; Restore operand 1, high word
    POP &RESO ; Restore result O
    POP &RES1 ; Restore result 1
    POP &RES2 ; Restore result 2
    POP &RES3 ; Restore result 3
    POP &MPY32CTLO ; Restore multiplier mode, etc.
    reti ; End of interrupt service routine
```


### 9.2.8 Using DMA

In devices with a DMA controller the multiplier can trigger a transfer when the complete result is available. The DMA controller needs to start reading the result with MPY32RES0 successively up to MPY 32RES3. Not all registers need to be read. The trigger timing is such that the DMA controller starts reading MPY32RES0 when its ready and that the MPY32RES3 can be read exactly in the clock cycle when it is available to allow fastest access via DMA. The signal into the DMA controller is 'Multiplier ready'. Please refer to the DMA user's guide chapter for details.

### 9.3 32-B it Hardware Multiplier Registers

The 32-bit hardware multiplier registers are listed in Table 9-7.
Table 9-7.32-bit Hardware Multiplier Registers

| Register | Short Form | Register Type | Address | Initial State |
| :---: | :---: | :---: | :---: | :---: |
| 16-bit operand one - multiply | MPY | Read/write | 0130h | Unchanged |
| 8-bit operand one - multiply | MPY_B | Read/write | 0132h | Unchanged |
| 16-bit operand one - signed multiply | MPYS | Read/write | 0132h | Unchanged |
| 8-bit operand one - signed multiply | MPYS_B | Read/write | 0132h | Unchanged |
| 16-bit operand one - multiply accumulate | MAC | Read/write | 0134h | Unchanged |
| 8-bit operand one - multiply accumulate | MAC_B | Read/write | 0134h | Unchanged |
| 16-bit operand one - signed multiply accumulate | MACS | Read/write | 0136h | Unchanged |
| 8 -bit operand one - signed multiply accumulate | MACS_B | Read/write | 0136h | Unchanged |
| 16-bit operand two | OP2 | Read/write | 0138h | Unchanged |
| 8-bit operand two | OP2_B | Read/write | 0138h | Unchanged |
| 16x16-bit result low word | RESLO | Read/write | 013Ah | Undefined |
| 16x16-bit result high word | RESHI | Read/write | 013Ch | Undefined |
| 16x16-bit sum extension register | SUMEXT | Read | 013Eh | Undefined |
| 32-bit operand 1 - multiply - low word | MPY32L | Read/write | 0140h | Unchanged |
| 32-bit operand 1 - multiply - high word | MPY 32 H | Read/write | 0142h | Unchanged |
| 24-bit operand 1 - multiply - high byte | MPY 32 H | Read/write | 0142h | Unchanged |
| 32-bit operand 1 - signed multiply - low word | MPYS32L | Read/write | 0144h | Unchanged |
| 32-bit operand 1 - signed multiply - high word | MPYS32H | Read/write | 0146h | Unchanged |
| 24-bit operand 1 - signed multiply - high byte | MPYS32H_B | Read/write | 0146h | Unchanged |
| 32-bit operand 1 - multiply accumulate - low word | MAC32L | Read/write | 0148h | Unchanged |
| 32-bit operand 1 - multiply accumulate - high word | MAC 32 H | Read/write | 014Ah | Unchanged |
| 24-bit operand 1 - multiply accumulate - high byte | MAC32H_B | Read/write | 014Ah | Unchanged |
| 32-bit operand 1 - signed multiply accumulate - low word | MACS 32 L | Read/write | 014Ch | Unchanged |
| 32-bit operand 1 - signed multiply accumulate - high word | MACS 32 H | Read/write | 014Eh | Unchanged |
| 24-bit operand 1 - signed multiply accumulate - high byte | MACS 32 H _B | Read/write | 014Eh | Unchanged |
| 32-bit operand 2 - low word | OP2L | Read/write | 0150h | Unchanged |
| 32-bit operand 2 - high word | OP2H | Read/write | 0152h | Unchanged |
| 24-bit operand 2 - high byte | OP2H_B | Read/write | 0152h | Unchanged |
| $32 \times 32$-bit result 0 - least significant word | RESO | Read/write | 0154h | Undefined |
| $32 \times 32$-bit result 1 | RES1 | Read/write | 0156h | Undefined |
| $32 \times 32$-bit result 2 | RES2 | Read/write | 0158h | Undefined |
| $32 \times 32$-bit result 3 - most significant word | RES3 | Read/write | 015Ah | Undefined |
| MPY 32 Control Register 0 | MPY32CTL0 | Read/write | 015Ch | Undefined |

The registers listed in Table 9-8 are treated equally.
Table 9-8. Alternative Registers

| Register | Alternative 1 | Alternative 2 |
| :--- | :--- | :--- |
| 16-bit operand one - multiply | MPY | MPY32L |
| 8-bit operand one - multiply | MPY_B | MPYS32L_B |
| 16-bit operand one - signed multiply | MPYS | MPYS32L $^{\text {8-bit operand one - signed multiply }}$ |
| 16-bit operand one - multiply accumulate | MPYS_B | MPYS32L_B $^{\text {8-bit operand one - multiply accumulate }}$ |
| 16-bit operand one - signed multiply accumulate | MAC | MAC32L |
| 8-bit operand one - signed multiply accumulate | MAC_B | MAC32L_B |
| 16x16-bit result low word | MACS | MACS32L |
| 16x16-bit result high word | RESLO | MACS32L_B |

MPY32CTL0, 32-bit Multiplier Control Register 0


## Chapter 10

## DMA Controller

The DMA controller module transfers data from one address to another without CPU intervention. This chapter describes the operation of the DMA controller. One DMA channel is implemented in MSP430FG43x and three DMA channels are implemented in the MSP 430FG 461x and MSP 430F 471xx devices.

## Topic

Page


### 10.1 DMA Introduction

The direct memory access (DMA) controller transfers data from one address to another, without CPU intervention, across the entire address range. For example, the DMA controller can move data from the ADC12 conversion memory to RAM.

Devices that contain a DMA controller may have one, two, or three DMA channels available. Therefore, depending on the number of DMA channels available, some features described in this chapter are not applicable to all devices.

Using the DMA controller can increase the throughput of peripheral modules. It can also reduce system power consumption by allowing the CPU to remain in a low-power mode without having to awaken to move data to or from a peripheral.

The DMA controller features include:

- Up to three independent transfer channels
- Configurable DMA channel priorities
$\square$ Requires only two MCLK clock cycles per transfer
- Byte or word and mixed byte/word transfer capability
- Block sizes up to 65535 bytes or words
- Configurable transfer trigger selections
- Selectable edge or level-triggered transfer
- Four addressing modes
- Single, block, or burst-block transfer modes

The DMA controller block diagram is shown in Figure 10-1.

Figure 10-1. DMA Controller Block Diagram


### 10.2 DMA Operation

The DMA controller is configured with user software. The setup and operation of the DMA is discussed in the following sections.

### 10.2.1 DMA Addressing Modes

The DMA controller has four addressing modes. The addressing mode for each DMA channel is independently configurable. For example, channel 0 may transfer between two fixed addresses, while channel 1 transfers between two blocks of addresses. The addressing modes are shown in Figure 10-2. The addressing modes are:

- Fixed address to fixed address
- Fixed address to block of addresses
- Block of addresses to fixed address
- Block of addresses to block of addresses

The addressing modes are configured with the DMASRCINCRx and DMADSTINCRx control bits. The DMASRCINCRx bits select if the source address is incremented, decremented, or unchanged after each transfer. The DMADSTINCRx bits select if the destination address is incremented, decremented, or unchanged after each transfer.

Transfers may be byte-to-byte, word-to-word, byte-to-word, or word-to-byte. When transferring word-to-byte, only the lower byte of the source-word transfers. When transferring byte-to-word, the upper byte of the destination-word is cleared when the transfer occurs.

Figure 10-2. DMA Addressing Modes


Block Of Addresses To Fixed Address


Block Of Addresses To Block Of Addresses

### 10.2.2 DMA Transfer Modes

The DMA controller has six transfer modes selected by the DMADTx bits as listed in Table 10-1. Each channel is individually configurable for its transfer mode. For example, channel 0 may be configured in single transfer mode, while channel 1 is configured for burst-block transfer mode, and channel 2 operates in repeated block mode. The transfer mode is configured independently from the addressing mode. Any addressing mode can be used with any transfer mode.

Two types of data can be transferred selectable by the DMAxCTL DSTBYTE and SRCBYTE fields. The source and/or destination location can be either byte or word data. It is also possible to transfer byte to byte, word to word or any combination.

Table 10-1. DMA Transfer Modes

| DMADTx | Transfer Mode | Description |
| :---: | :---: | :---: |
| 000 | Single transfer | Each transfer requires a trigger. DMAEN is automatically cleared when DMAxSZ transfers have been made. |
| 001 | Block transfer | A complete block is transferred with one trigger. DMAEN is automatically cleared at the end of the block transfer. |
| 010, 011 | Burst-block transfer | CPU activity is interleaved with a block transfer. DMAEN is automatically cleared at the end of the burst-block transfer. |
| 100 | Repeated single transfer | Each transfer requires a trigger. DMAEN remains enabled. |
| 101 | Repeated block transfer | A complete block is transferred with one trigger. DMAEN remains enabled. |
| 110, 111 | Repeated burst-block transfer | CPU activity is interleaved with a block transfer. DMAEN remains enabled. |

## Single Transfer

In single transfer mode, each byte/word transfer requires a separate trigger. The single transfer state diagram is shown in Figure 10-3.

The DMAxSZ register is used to define the number of transfers to be made. The DMADSTINCRx and DMASRCINCRx bits select if the destination address and the source address are incremented or decremented after each transfer. If DMAxSZ $=0$, no transfers occur.

The DMAxSA, DMAxDA, and DMAxSZ registers are copied into temporary registers. The temporary values of DMAxSA and DMAxDA are incremented or decremented after each transfer. The DMAxSZ register is decremented after each transfer. When the DMAxSZ register decrements to zero it is reloaded from its temporary register and the corresponding DMAIFG flag is set. When DMADTx $=0$, the DMAEN bit is cleared automatically when DMAxSZ decrements to zero and must be set again for another transfer to occur.

In repeated single transfer mode, the DMA controller remains enabled with DMAEN = 1, and a transfer occurs every time a trigger occurs.

Figure 10-3. DMA Single Transfer State Diagram


## B lock Transfers

In block transfer mode, a transfer of a complete block of data occurs after one trigger. When DMADTx $=1$, the DMAEN bit is cleared after the completion of the block transfer and must be set again before another block transfer can be triggered. After a block transfer has been triggered, further trigger signals occurring during the block transfer are ignored. The block transfer state diagram is shown in Figure 10-4.

The DMAxSZ register is used to define the size of the block and the DMADSTINCRx and DMASRCINCRx bits select if the destination address and the source address are incremented or decremented after each transfer of the block. If DMAxSZ $=0$, no transfers occur.

The DMAxSA, DMAxDA, and DMAxSZ registers are copied into temporary registers. The temporary values of DMAxSA and DMAxDA are incremented or decremented after each transfer in the block. The DMAxSZ register is decremented after each transfer of the block and shows the number of transfers remaining in the block. When the DMAxSZ register decrements to zero it is reloaded from its temporary register and the corresponding DMAIFG flag is set.

During a block transfer, the CPU is halted until the complete block has been transferred. The block transfer takes $2 \times$ MCLK x DMAxSZ clock cycles to complete. CPU execution resumes with its previous state after the block transfer is complete.

In repeated block transfer mode, the DMAEN bit remains set after completion of the block transfer. The next trigger after the completion of a repeated block transfer triggers another block transfer.

Figure 10-4. DMA Block Transfer State Diagram


## Burst-Block Transfers

In burst-block mode, transfers are block transfers with CPU activity interleaved. The CPU executes 2 MCLK cycles after every four byte/word transfers of the block resulting in 20\% CPU execution capacity. After the burst-block, CPU execution resumes at 100\% capacity and the DMAEN bit is cleared. DMAEN must be set again before another burst-block transfer can be triggered. After a burst-block transfer has been triggered, further trigger signals occurring during the burst-block transfer are ignored. The burst-block transfer state diagram is shown in Figure 10-5.

The DMAxSZ register is used to define the size of the block and the DMADSTINCRx and DMASRCINCRx bits select if the destination address and the source address are incremented or decremented after each transfer of the block. If $\mathrm{DMAxSZ}=0$, no transfers occur.

The DMAxSA, DMAxDA, and DMAxSZ registers are copied into temporary registers. The temporary values of DMAxSA and DMAxDA are incremented or decremented after each transfer in the block. The DMAxSZ register is decremented after each transfer of the block and shows the number of transfers remaining in the block. When the DMAxSZ register decrements to zero it is reloaded from its temporary register and the corresponding DMAIFG flag is set.

In repeated burst-block mode the DMAEN bit remains set after completion of the burst-block transfer and no further trigger signals are required to initiate another burst-block transfer. Another burst-block transfer begins immediately after completion of a burst-block transfer. In this case, the transfers must be stopped by clearing the DMAEN bit, or by an NMI interrupt when ENNMI is set. In repeated burst-block mode the CPU executes at 20\% capacity continuously until the repeated burst-block transfer is stopped.

Figure 10-5. DMA Burst-Block Transfer State Diagram


### 10.2.3 Initiating DMA Transfers

Each DMA channel is independently configured for its trigger source with the DMAxTSELx bits as described in Table 10-2. The DMAxTSELx bits should be modified only when the DMACTLx DMAEN bit is 0 . Otherwise, unpredictable DMA triggers may occur.

When selecting the trigger, the trigger must not have already occurred, or the transfer will not take place. For example, if the TACCR 2 CCIFG bit is selected as a trigger, and it is already set, no transfer will occur until the next time the TACCR 2 CCIFG bit is set.

## Edge-Sensitive Triggers

When DMALEVEL $=0$, edge-sensitive triggers are used and the rising edge of the trigger signal initiates the transfer. In single-transfer mode, each transfer requires its own trigger. When using block or burst-block modes, only one trigger is required to initiate the block or burst-block transfer.

## Level-Sensitive Triggers

When DMALEVEL = 1, level-sensitive triggers are used. For proper operation, level-sensitive triggers can only be used when external trigger DMAEO is selected as the trigger. DMA transfers are triggered as long as the trigger signal is high and the DMAEN bit remains set.

The trigger signal must remain high for a block or burst-block transfer to complete. If the trigger signal goes low during a block or burst-block transfer, the DMA controller is held in its current state until the trigger goes back high or until the DMA registers are modified by software. If the DMA registers are not modified by software, when the trigger signal goes high again, the transfer resumes from where it was when the trigger signal went low.

When DMALEVEL $=1$, transfer modes selected when DMADTx $=\{0,1,2,3\}$ are recommended because the DMAEN bit is automatically reset after the configured transfer.

## Halting Executing Instructions for DMA Transfers

The DMAONFETCH bit controls when the CPU is halted for a DMA transfer. When DMAONFETCH $=0$, the CPU is halted immediately and the transfer begins when a trigger is received. When DMAONFETCH $=1$, the CPU finishes the currently executing instruction before the DMA controller halts the CPU and the transfer begins.

## Note: DMAONFETCH Must Be Used When The DMA Writes To Flash

If the DMA controller is used to write to flash memory, the DMAONFETCH bit must be set. Otherwise, unpredictable operation can result.

Table 10-2. DMA Trigger Operation

| DMAxTSELX | Operation |
| :---: | :--- |
| 0000 | A transfer is triggered when the DMAREQ bit is set. The DMAREQ bit is automatically reset <br> when the transfer starts |
| 0001 | A transfer is triggered when the TACCR2 CCIFG flag is set. The TACCR2 CCIFG flag is <br> automatically reset when the transfer starts. If the TACCR2 CCIE bit is set, the TACCR2 |
|  | CCIFG flag will not trigger a transfer. |
| 0010 | A transfer is triggered when the TBCCR2 CCIFG flag is set. The TBCCR2 CCIFG flag is |
| automatically reset when the transfer starts. If the TBCCR2 CCIE bit is set, the TBCCR2 |  |
|  | CCIFG flag will not trigger a transfer. |

Table 10-2. DMA Trigger Operation (Continued)

| DMAxTSELx | Operation |
| :---: | :---: |
| 1010 | Devices with USART1: A transfer is triggered when the UTXIFG1 flag is set. UTXIFG1 is automatically reset when the transfer starts. If UTXIE 1 is set, the UTXIFG 1 flag will not trigger a transfer. <br> Devices with USCI_A1: A transfer is triggered when the UCA1TXIFG flag is set. UCA1TXIFG is automatically reset when the transfer starts. If UCA1TXIE is set, the UCA1TXIFG flag will not trigger a transfer. |
| 1011 | A transfer is triggered when the hardware multiplier is ready for a new operand. |
| 1100 | A transfer is triggered when the UCBORXIFG flag is set. UCBORXIFG is automatically reset when the transfer starts. If UCBORXIE is set, the UCBOR XIFG flag will not trigger a transfer. |
| 1101 | A transfer is triggered when the UCBOTXIFG flag is set. UCBOTXIFG is automatically reset when the transfer starts. If UCBOTXIE is set, the UCBOTXIFG flag will not trigger a transfer. |
| 1110 | A transfer is triggered when the DMAxIFG flag is set. DMA0IFG triggers channel 1, DMA1IFG triggers channel 2, and DMA2IFG triggers channel 0 . None of the DMAxIFG flags are automatically reset when the transfer starts. |
| 1111 | A transfer is triggered by the external trigger DMAE 0. |

### 10.2.4 Stopping DMA Transfers

There are two ways to stop DMA transfers in progress:

- A single, block, or burst-block transfer may be stopped with an NMI interrupt, if the ENNMI bit is set in register DMACTL1.
$\square$ A burst-block transfer may be stopped by clearing the DMAEN bit.


### 10.2.5 DMA Channel Priorities

The default DMA channel priorities are DMA0-DMA1-DMA2. If two or three triggers happen simultaneously or are pending, the channel with the highest priority completes its transfer (single, block or burst-block transfer) first, then the second priority channel, then the third priority channel. Transfers in progress are not halted if a higher priority channel is triggered. The higher priority channel waits until the transfer in progress completes before starting.

The DMA channel priorities are configurable with the ROUNDROBIN bit. When the ROUNDROBIN bit is set, the channel that completes a transfer becomes the lowest priority. The order of the priority of the channels always stays the same, DMA0-DMA1-DMA2, for example:

| DMA Priority | Transfer Occurs | New DMA Priority |
| :---: | :---: | :---: |
| DMAO - DMA1 - DMA2 | DMA1 | DMA2 - DMA0 - DMA1 |
| DMA2 - DMA0 - DMA1 | DMA2 | DMA0 - DMA1 - DMA2 |
| DMA0 - DMA1 - DMA2 | DMA0 | DMA1 - DMA2 - DMA0 |

When the ROUNDROBIN bit is cleared the channel priority returns to the default priority.

DMA channel priorities are not applicable to MSP 430F G 43x devices.

### 10.2.6 DMA Transfer Cycle Time

The DMA controller requires one or two MCLK clock cycles to synchronize before each single transfer or complete block or burst-block transfer. Each byte/word transfer requires two MCLK cycles after synchronization, and one cycle of wait time after the transfer. Because the DMA controller uses MCLK, the DMA cycle time is dependent on the MSP 430 operating mode and clock system setup.

If the MCLK source is active, but the CPU is off, the DMA controller will use the MCLK source for each transfer, without re-enabling the CPU. If the MCLK source is off, the DMA controller will temporarily restart MCLK, sourced with DCOCLK, for the single transfer or complete block or burst-block transfer. The CPU remains off, and after the transfer completes, MCLK is turned off. The maximum DMA cycle time for all operating modes is shown in Table 10-3.

Table 10-3. Maximum Single-Transfer DMA Cycle Time

| CPU Operating Mode | Clock Source | Maximum DMA Cycle Time |
| :--- | :--- | :--- |
| Active mode | MCLK=DCOCLK | 4 MCLK cycles |
| Active mode | MCLK=LFXT1CLK | 4 MCLK cycles |
| Low-power mode LPM0/1 | MCLK=DCOCLK | 5 MCLK cycles |
| Low-power mode LPM3/4 | MCLK=DCOCLK | 5 MCLK cycles $+6 \mu \mathrm{~s}^{\dagger}$ |
| Low-power mode LPM0/1 | MCLK=LFXT1CLK | 5 MCLK cycles |
| Low-power mode LPM3 | MCLK=LFXT1CLK | 5 MCLK cycles |
| Low-power mode LPM4 | MCLK=LFXT1CLK | 5 MCLK cycles $+6 \mu \mathrm{~s}^{\dagger}$ |

$\dagger$ The additional $6 \mu$ s are needed to start the DCOCLK. It is the $t_{(L P M x)}$ parameter in the data sheet.

### 10.2.7 Using DMA with System Interrupts

DMA transfers are not interruptible by system interrupts. System interrupts remain pending until the completion of the transfer. NMI interrupts can interrupt the DMA controller if the ENNMI bit is set.

System interrupt service routines are interrupted by DMA transfers. If an interrupt service routine or other routine must execute with no interruptions, the DMA controller should be disabled prior to executing the routine.

### 10.2.8 DMA Controller Interrupts

Each DMA channel has its own DMAIFG flag. Each DMAIFG flag is set in any mode when the corresponding DMAxSZ register counts to zero. If the corresponding DMAIE and GIE bits are set, an interrupt request is generated.

All DMAIF G flags source only one DMA controller interrupt vector and the interrupt vector may be shared with the other modules. See the device-specific datasheet for specific interrupt assignments. In this case, software must check the DMAIFG and other flags to determine the source of the interrupt. The DMAIFG flags are not reset automatically and must be reset by software.

### 10.2.9 DMAIV, DMA Interrupt Vector Generator

MSP 430F G 461x and MSP 430F471xx devices implement the interrupt vector register DMAIV. In this case, all DMAIF G flags are prioritized and combined to source a single interrupt vector. The interrupt vector register DMAIV is used to determine which flag requested an interrupt.

The highest priority enabled interrupt generates a number in the DMAIV register (see register description). This number can be evaluated or added to the program counter to automatically enter the appropriate software routine. Disabled DMA interrupts do not affect the DMAIV value.

Any access, read or write, of the DMAIV register automatically resets the highest pending interrupt flag. If another interrupt flag is set, another interrupt is immediately generated after servicing the initial interrupt. For example, If the DMAOIF G and DMA2IFG flags are set when the interrupt service routine accesses the DMAIV register, DMAOIFG is reset automatically. After the RETI instruction of the interrupt service routine is executed, the DMA2IFG will generate another interrupt.

## DMAIV Software Example

The following software example shows the recommended use of DMAIV and the handling overhead. The DMAIV value is added to the PC to automatically jump to the appropriate routine.

The numbers at the right margin show the necessary CPU cycles for each instruction. The software overhead for different interrupt sources includes interrupt latency and return-from-interrupt cycles, but not the task handling itself.

| ; Interrupt |  | er for DMA | IFG, DMA1\|FG, DMA2|FG | Cycles |
| :---: | :---: | :---: | :---: | :---: |
| DMA_ HND |  | ; | Interrupt I atency | 6 |
|  | ADD | \&DMAI V, PC ; | Add offset to Jump table | 3 |
|  | RETI | ; | Vector 0: No interrupt |  |
| 5 |  |  |  |  |
|  | $J M P$ | DMAO_HND | Vector 2: DMA channel 0 | 2 |
|  | J MP | DMA1 HND | Vector 4: DMA channel 1 | 2 |
|  | JMP | DMA 2 HND | Vector 6: DMA channel 2 | 2 |
|  | RETI | ; | Vector 8: Reserved | 5 |
|  | RETI |  | Vector 10: Reserved | 5 |
|  | RETI | ; | Vector 12: Reserved | 5 |
|  | RETI |  | Vector 14: Reserved | 5 |
| DMA 2 HND |  |  | ; Vector 6: DMA channel | 2 |
|  |  |  | ; Task starts here |  |
|  | RETI |  | ; Back to main program | 5 |
| DMA1_HND |  |  | ; Vector 4: DMA channel | 1 |
|  |  |  | ; Task starts here |  |
|  | RETI |  | ; Back to main program | 5 |
| DMAO_HND |  |  | ; Vector 2: DMA channel | 0 |
|  | . |  | ; Task starts here |  |
|  | RETI |  | ; Back to main program | 5 |

### 10.2.10 Using the USCI_B $I^{2} C$ Module with the DMA Controller

The USCI_B I ${ }^{2}$ C module provides two trigger sources for the DMA controller. The USCI_B $I^{2} \mathrm{C}$ module can trigger a transfer when new $I^{2} \mathrm{C}$ data is received and when data is needed for transmit.

A transfer is triggered if UCBORXIFG is set. The UCBORXIFG is cleared automatically when the DMA controller acknowledges the transfer. If UCBORXIE is set, UCBORXIFG will not trigger a transfer.

A transfer is triggered if UCBOTXIFG is set. The UCBOTXIFG is cleared automatically when the DMA controller acknowledges the transfer. If UCBOTXIE is set, UCBOTXIFG will not trigger a transfer.

### 10.2.11 Using ADC12 with the DMA Controller

MSP430 devices with an integrated DMA controller can automatically move data from any ADC12MEMx register to another location. DMA transfers are done without CPU intervention and independently of any low-power modes. The DMA controller increases throughput of the ADC12 module, and enhances low-power applications allowing the CPU to remain off while data transfers occur.

DMA transfers can be triggered from any ADC12IF Gx flag. When CONSEQx $=\{0,2\}$ the ADC12IFGx flag for the ADC12MEMx used for the conversion can trigger a DMA transfer. When CONSEQx $=\{1,3\}$, the ADC12IFGx flag for the last ADC12MEMx in the sequence can trigger a DMA transfer. Any ADC12IF Gx flag is automatically cleared when the DMA controller accesses the corresponding ADC12MEMx.

### 10.2.12 Using DAC12 With the DMA Controller

MSP 430 devices with an integrated DMA controller can automatically move data to the DAC12_xDAT register. DMA transfers are done without CPU intervention and independently of any low-power modes. The DMA controller increases throughput to the DAC12 module, and enhances low-power applications allowing the CPU to remain off while data transfers occur.

Applications requiring periodic waveform generation can benefit from using the DMA controller with the DAC12. For example, an application that produces a sinusoidal waveform may store the sinusoid values in a table. The DMA controller can continuously and automatically transfer the values to the DAC12 at specific intervals creating the sinusoid with zero CPU execution. The DAC12_xCTL DAC12IFG flag is automatically cleared when the DMA controller accesses the DAC12_xDAT register.

### 10.2.13 Using SD16 or SD16_A With the DMA Controller

MSP430 devices with an integrated DMA controller can automatically move data from any SD16MEMx register to another location. DMA transfers are done without CPU intervention and independently of any low-power modes. The DMA controller increases throughput of the SD16 or SD16_A module, and enhances low-power applications allowing the CPU to remain off while data transfers occur.

In Grouped mode DMA transfers can be triggered by the master channel that controls the group (i.e. the channel with the lowest channel number and SD16GRP = 0). Otherwise channel 0 can trigger DMA transfers. Any SD16IFG is automatically cleared when the DMA controller accesses the corresponding SD16MEMx register.

### 10.2.14 Writing to Flash With the DMA Controller

MSP430 devices with an integrated DMA controller can automatically move data to the Flash memory. DMA transfers are done without CPU intervention and independent of any low-power modes. The DMA controller performs the move of the data word/byte to the Flash. The write timing control is done by the Flash controller. Write transfers to the Flash memory succeed if the Flash controller set-up is prior to the DMA transfer and if the Flash is not busy.

### 10.3 DMA Registers

The DMA registers for MSP430FG43x devices are listed in Table 10-4. The DMA registers for MSP430FG 461x and MSP430F471xx devices are listed in Table 10-5.

Table 10-4. DMA Registers, MSP430FG 43x devices

| Register | Short Form | Register Type | Address | Initial State |
| :---: | :---: | :---: | :---: | :---: |
| DMA control 0 | DMACTL0 | Read/write | 0122h | R eset with POR |
| DMA control 1 | DMACTL1 | Read/write | 0124h | Reset with POR |
| DMA channel 0 control | DMAOCTL | Read/write | 01E0h | Reset with POR |
| DMA channel 0 source address | DMAOSA | Read/write | 01E2h | Unchanged |
| DMA channel 0 destination address | DMA0DA | Read/write | 01E4h | Unchanged |
| DMA channel 0 transfer size | DMAOSZ | Read/write | 01E6h | Unchanged |
| DMA channel 1 control | DMA1CTL | Read/write | 01E8h | R eset with POR |
| DMA channel 1 source address | DMA1SA | Read/write | 01EAh | Unchanged |
| DMA channel 1 destination address | DMA1DA | Read/write | 01ECh | Unchanged |
| DMA channel 1 transfer size | DMA1SZ | Read/write | 01EEh | Unchanged |
| DMA channel 2 control | DMA2CTL | Read/write | 01F0h | Reset with POR |
| DMA channel 2 source address | DMA2SA | Read/write | 01F2h | Unchanged |
| DMA channel 2 destination address | DMA2DA | Read/write | 01F4h | Unchanged |
| DMA channel 2 transfer size | DMA2SZ | Read/write | 01F6h | Unchanged |

Table 10-5. DMA Registers, MSP430FG461x, MSP430F471xx devices

| Register | Short Form | Register Type | Address | Initial State |
| :---: | :---: | :---: | :---: | :---: |
| DMA control 0 | DMACTLO | Read/write | 0122h | Reset with POR |
| DMA control 1 | DMACTL1 | Read/write | 0124h | Reset with POR |
| DMA interrupt vector | DMAIV | Read only | 0126h | Reset with POR |
| DMA channel 0 control | DMAOCTL | Read/write | 01D0h | R eset with POR |
| DMA channel 0 source address | DMA0SA | Read/write | 01D2h | Unchanged |
| DMA channel 0 destination address | DMAODA | Read/write | 01D6h | Unchanged |
| DMA channel 0 transfer size | DMAOSZ | Read/write | 01DAh | Unchanged |
| DMA channel 1 control | DMA1CTL | Read/write | 01DCh | Reset with POR |
| DMA channel 1 source address | DMA1SA | Read/write | 01DEh | Unchanged |
| DMA channel 1 destination address | DMA1DA | Read/write | 01E2h | Unchanged |
| DMA channel 1 transfer size | DMA1SZ | Read/write | 01E6h | Unchanged |
| DMA channel 2 control | DMA2CTL | Read/write | 01E8h | Reset with POR |
| DMA channel 2 source address | DMA2SA | Read/write | 01EAh | Unchanged |
| DMA channel 2 destination address | DMA2DA | Read/write | 01EEh | Unchanged |
| DMA-channel 2 transfer size | DMA2SZ | Read/write | 01F2h | Unchanged |

## DMACTLO, DMA Control Register 0



## DMACTL1, DMA Control Register 1

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | r0 | r0 | r0 | r0 | r0 | r0 | r0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | DMA ONFETCH | ROUND ROBIN | ENNMI |
| ro | r0 | ro | ro | r0 | rw-(0) | rw-(0) | rw-(0) |


| Reserved | $\begin{aligned} & \text { Bits } \\ & 15-3 \end{aligned}$ | Reserved. Read only. Always read as 0 . |
| :---: | :---: | :---: |
| DMA ONFETCH | Bit 2 | DMA on fetch |
|  |  | 0 The DMA transfer occurs immediately |
|  |  | 1 The DMA transfer occurs on next instruction fetch after the trigger |
| ROUND | Bit 1 | Round robin. This bit enables the round-robin DMA channel priorities. |
| ROBIN |  | 0 DMA channel priority is DMA0 - DMA1 - DMA2 |
|  |  | 1 DMA channel priority changes with each transfer |
| ENNMI | Bit 0 | Enable NMI. This bit enables the interruption of a DMA transfer by an NMI |
|  |  | interrupt. When an NMI interrupts a DMA transfer, the current transfer is |
|  |  | completed normally, further transfers are stopped, and DMAABORT is set. |
|  |  | 0 NMI interrupt does not interrupt DMA transfer |
|  |  | 1 NMI interrupt interrupts a DMA transfer |

## DMAxCTL, DMA Channel x Control Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved | DMADTX |  |  | DMADSTINCRX |  | DMASRCINCRX |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\begin{gathered} \text { DMA } \\ \text { DSTBYTE } \end{gathered}$ | $\begin{aligned} & \text { SMMA } \\ & \text { SRCBYTE } \end{aligned}$ | DMALEVEL | DMAEN | DMAIFG | DMAIE | DMA ABORT | DMAREQ |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| Reserved | Bit 15 | Reserved |  |  |  |  |  |
| DMADTx | $\begin{aligned} & \text { Bits } \\ & 14-12 \end{aligned}$ | DMA Transfer mode. <br> 000 Single transfer <br> 001 Block transfer <br> 010 Burst-block transfer <br> 011 Burst-block transfer <br> 100 Repeated single transfer <br> 101 Repeated block transfer <br> 110 Repeated burst-block transfer <br> 111 Repeated burst-block transfer |  |  |  |  |  |
| DMA DSTINCRx | $\begin{aligned} & \text { Bits } \\ & 11-10 \end{aligned}$ | DMA destination increment. This bit selects automatic incrementing or decrementing of the destination address after each byte or word transfer. When DMADSTBYTE $=1$, the destination address increments/decrements by one. When DMADSTBYTE $=0$, the destination address increments/decrements by two. The DMAxDA is copied into a temporary register and the temporary register is incremented or decremented. DMAxDA is not incremented or decremented. <br> 00 Destination address is unchanged <br> 01 Destination address is unchanged <br> 10 Destination address is decremented <br> 11 Destination address is incremented |  |  |  |  |  |
| DMA <br> SRCINCRX | $\begin{aligned} & \text { Bits } \\ & 9-8 \end{aligned}$ | DMA source increment. This bit selects automatic incrementing or decrementing of the source address for each byte or word transfer. When DMASRCBYTE $=1$, the source address increments/decrements by one. When DMASRCBYTE $=0$, the source address increments/decrements by two. The DMAxSA is copied into a temporary register and the temporary register is incremented or decremented. DMAxSA is not incremented or decremented. <br> 00 Source address is unchanged <br> 01 Source address is unchanged <br> 10 Source address is decremented <br> 11 Source address is incremented |  |  |  |  |  |
| DMA DSTBYTE | Bit 7 | DMA destination byte. This bit selects the destination as a byte or word. <br> 1 Byte |  |  |  |  |  |


| DMA SRCBYTE | Bit 6 | DMA source byte. This bit selects the source as a byte or word. <br> 0 Word <br> 1 Byte |
| :---: | :---: | :---: |
| DMA LeVEL | Bit 5 | DMA level. This bit selects between edge-sensitive and level-sensitive triggers. <br> 0 Edge sensitive (rising edge) <br> 1 Level sensitive (high level) |
| dmaEn | Bit 4 | DMA enable <br> 0 Disabled <br> 1 Enabled |
| DMAIFG | Bit 3 | DMA interrupt flag <br> 0 No interrupt pending <br> 1 Interrupt pending |
| DMAIE | Bit 2 | DMA interrupt enable 0 Disabled <br> 1 Enabled |
| DMA ABORT | Bit 1 | DMA Abort. This bit indicates if a DMA transfer was interrupt by an NMI. <br> 0 DMA transfer not interrupted <br> 1 DMA transfer was interrupted by NMI |
| DMAREQ | Bit 0 | DMA request. Software-controlled DMA start. DMAREQ is reset automatically. <br> 0 No DMA start <br> 1 Start DMA |

## DMAxSA, DMA Source Address Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 824 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved |  |  |  |  |  |  |  |
| r0 | r0 | r0 | r0 | r0 | r0 | r0 | r0 |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Reserved |  |  |  | DMAxSAx |  |  |  |
| r0 | r0 | r0 | r0 | rw | rw | rw | rw |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DMAxSAx |  |  |  |  |  |  |  |
| rw | rw | rw | rw | rw | rw | rw | rw |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DMAxSAx |  |  |  |  |  |  |  |
| rw | rw | rw | rw | rw | rw | rw | rw |
| Reserved | Bits 31-20 | Reserved |  |  |  |  |  |
| DMAxSAx | Bits 19-0 | DMA source address. The source address register points to the DMA source address for single transfers or the first source address for block transfers. The source address register remains unchanged during block and burst-block transfers. <br> Devices that have addressable memory range $64-\mathrm{KB}$ or below contain a single word for the DMAxSA. <br> MSP 430F G461x and MSP430F471xx devices implement two words for the DMAxSA register as shown. Bits $31-20$ are reserved and always read as zero. Reading or writing bits 19-16 requires the use of extended instructions. When writing to DMAxSA with word instructions, bits 19-16 are cleared. |  |  |  |  |  |

## DMAxDA, DMA Destination Address Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 824 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved |  |  |  |  |  |  |  |
| r0 | r0 | r0 | r0 | r0 | r0 | r0 | r0 |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Reserved |  |  |  |  |  |  |  |
| r0 | r0 | r0 | r0 | rw | rw | rw | rw |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| DMAxDAx |  |  |  |  |  |  |  |
| rw | rw | rw | rw | rw | rw | rw | rw |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DMAxDAx |  |  |  |  |  |  |  |
| rw | rw | rw | rw | rw | rw | rw | rw |

## Reserved Bits Reserved <br> 31-20

DMAxDAx Bits DMA destination address. The destination address register points to the 19-0 destination address for single transfers or the first address for block transfers. The DMAxDA register remains unchanged during block and burst-block transfers.
Devices that have addressable memory range $64-K B$ or below contain a single word for the DMAxDA.
MSP430F G461x and MSP430F471xx devices implement two words for the DMAxDA register as shown. Bits 31-20 are reserved and always read as zero. Reading or writing bits 19-16 requires the use of extended instructions. When writing to DMAxDA with word instructions, bits 19-16 are cleared.

## DMAxSZ, DMA Size Address Register

| DMAxSZx |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| rw | rw | rw | rw | rw | rw | rw | rw |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DMAxSZx |  |  |  |  |  |  |  |
| rw | rw | rw | rw | rw | rw | rw | rw |

DMAxSZx Bits DMA size. The DMA size register defines the number of byte/word data per 15-0 block transfer. DMAxSZ register decrements with each word or byte transfer. When DMAxSZ decrements to 0 , it is immediately and automatically reloaded with its previously initialized value.
00000h Transfer is disabled
00001h One byte or word to be transferred
00002h Two bytes or words have to be transferred
:
OFFFFh 65535 bytes or words have to be transferred

## DMAIV, DMA Interrupt Vector Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | r0 | r0 | r0 | r0 | r0 | r0 | r0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 |  | DMAIVx |  | 0 |
| ro | r0 | r0 | r0 | r-(0) | r-(0) | r-(0) | r0 |

[^2]| DMAIV Contents | Interrupt Source | Interrupt Flag | Interrupt <br> Priority |
| :---: | :--- | :---: | :---: |
| 00 h | No interrupt pending | - |  |
| 02 h | DMA channel 0 | DMA0IFG | Highest |
| 04 h | DMA channel 1 | DMA1IFG |  |
| 06 h | DMA channel 2 | DMA2IFG |  |
| 08 h | Reserved | - |  |
| 0 Ah | Reserved | - |  |
| 0 Ch | Reserved | - |  |
| 0 Ch | Reserved | - | Lowest |

# Chapter 11 

## Digital I/O

This chapter describes the operation of the digital I/O ports.
Topic Page
11.1 Digital I/O Introduction ..... 11-2
11.2 Digital I/O Operation ..... 11-3
11.3 Digital I/O Registers ..... 11-7

### 11.1 Digital I/O Introduction

MSP430 devices have up to ten digital I/O ports implemented, P1 to P 10. Each port has eight I/O pins. Every I/O pin is individually configurable for input or output direction, and each I/O line can be individually read from or written to.

Ports P1 and P2 have interrupt capability. Each interrupt for the P1 and P2 I/O lines can be individually enabled and configured to provide an interrupt on a rising edge or falling edge of an input signal. All P1 I/O lines source a single interrupt vector, and all P2 I/O lines source a different, single interrupt vector.

The digital I/O features include:

- Independently programmable individual I/Os
$\square$ Any combination of input or output
- Individually configurable P1 and P2 interrupts
- Independent input and output data registers


### 11.2 Digital I/O Operation

The digital I/O is configured with user software. The setup and operation of the digital I/O is described in the following sections. Each port register is an 8 -bit register and is accessed with byte instructions. Registers for P7/P8 and P9/P 10 are arranged such that the two ports can be addressed at once as a 16-bit port. The P7/P8 combination is referred to as PA and the P9/P10 combination is referred to as PB in the standard definitions file. For example, to write to P7SEL and P8SEL simultaneously, a word write to PASEL would be used. Some examples of accessing these ports follow:

```
BIS.B #01h,&P70UT ; Set LSB of P70UT.
    ; P8OUT is unchanged
MOV.W #05555h, &PAOUT ; P7OUT and P8OUT written
    ; simultaneously
CLR.B &PgSEL ; Clear PgSEL, P1OSEL is unchanged
MOV.W &PBIN,&0200h ; P9IN and P10IN read simultaneously
    ; as 16-bit port.
```


### 11.2.1 Input Register PxIN

Each bit in each PxIN register reflects the value of the input signal at the corresponding I/O pin when the pin is configured as I/O function.

Bit $=0$ : The input is low
Bit $=1$ : The input is high

## Note: Writing to Read-Only Registers PxIN

Writing to these read-only registers results in increased current consumption while the write attempt is active.

### 11.2.2 Output Registers PxOUT

Each bit in each PxOUT register is the value to be output on the corresponding $\mathrm{I} / \mathrm{O}$ pin when the pin is configured as $\mathrm{I} / \mathrm{O}$ function and output direction.

Bit $=0$ : The output is low
Bit $=1$ : The output is high

### 11.2.3 Direction Registers PxDIR

Each bit in each PxDIR register selects the direction of the corresponding I/O pin, regardless of the selected function for the pin. PxDIR bits for I/O pins that are selected for other module functions must be set as required by the other function.

Bit $=0$ : The port pin is switched to input direction
Bit $=1$ : The port pin is switched to output direction

### 11.2.4 Pullup/Pulldown Resistor Enable Registers PxREN (MSP430F47x3/4 and MSP430F471xx only)

In MSP430F47x3/4 and MSP430F471xx devices all port pins have a programmable pullup/pulldown resistor. Each bit in each PxREN register enables or disables the pullup/pulldown resistor of the corresponding I/O pin. The corresponding bit in the PxOUT register selects if the pin is pulled up or pulled down.

Bit $=0$ : Pullup/pulldown resistor disabled
Bit $=1$ : Pullup/pulldown resistor enabled

### 11.2.5 Function Select Registers PxSEL

Port pins are often multiplexed with other peripheral module functions. See the device-specific data sheet to determine pin functions. Each PxSEL bit is used to select the pin function - I/O port or peripheral module function.

Bit $=0: 1 / 0$ function is selected for the pin
Bit $=1$ : Peripheral module function is selected for the pin
Setting PxSELx $=1$ does not automatically set the pin direction. Other peripheral module functions may require the PxDIRx bits to be configured according to the direction needed for the module function. See the pin schematics in the device-specific data sheet.

```
;Output ACLK on P1.5 on MSP430F41x
    BIS.B #O2Oh,&P1SEL; Select ACLK function for pin
    BIS.B #020h, &P1DIR; Set direction to output *Required*
```


## Note: P1 and P2 Interrupts Are Disabled When PxSEL =1

When any P1SELX or P2SELx bit is set, the corresponding pin's interrupt function is disabled. Therefore, signals on these pins do not generate $P 1$ or P2 interrupts, regardless of the state of the corresponding P1IE or P2IE bit.

When a port pin is selected as an input to a peripheral, the input signal to the peripheral is a latched representation of the signal at the device pin. While $\operatorname{PxSELx}=1$, the internal input signal follows the signal at the pin. However, if the $\operatorname{PxSELX}=0$, the input to the peripheral maintains the value of the input signal at the device pin before the PxSELx bit was reset.

### 11.2.6 P1 and P2 Interrupts

Each pin in ports P1 and P2 have interrupt capability, configured with the PxIFG, PxIE, and PxIES registers. All P1 pins source a single interrupt vector, and all P2 pins source a different single interrupt vector. The PxIF G register can be tested to determine the source of a P1 or P2 interrupt.

## Interrupt Flag Registers P1IFG, P2IFG

Each PxIFGx bit is the interrupt flag for its corresponding $\mathrm{I} / \mathrm{O}$ pin and is set when the selected input signal edge occurs at the pin. All PxIFGx interrupt flags request an interrupt when their corresponding PxIE bit and the GIE bit are set. Each PxIFG flag must be reset with software. Software can also set each PXIFG flag, providing a way to generate a software-initiated interrupt.

Bit $=0$ : No interrupt is pending
Bit $=1$ : An interrupt is pending
Only transitions, not static levels, cause interrupts. If any PxIFGx flag becomes set during a Px interrupt service routine or is set after the RETI instruction of a $P x$ interrupt service routine is executed, the set PxIFGx flag generates another interrupt. This ensures that each transition is acknowledged.

## Note: PxIFG Flags When Changing PxOUT or PxDIR

Writing to P10UT, P1DIR, P2OUT, or P2DIR can result in setting the corresponding P1IFG or P2IFG flags.

Note: Length of I/O Pin Interrupt Event
Any external interrupt event should be at least 1.5 times MCLK or longer, to ensure that it is accepted and the corresponding interrupt flag is set.

## Interrupt Edge Select Registers P1IES, P2IES

Each PxIES bit selects the interrupt edge for the corresponding I/O pin.
Bit $=0$ : The PxIFGx flag is set with a low-to-high transition
Bit $=1$ : The PxIFGx flag is set with a high-to-low transition

## Note: Writing to PxIESx

Writing to P1IES or P2IES can result in setting the corresponding interrupt flags.

| PxIESx | PxINx | PxIFGx |
| :---: | :---: | :---: |
| $0 \rightarrow 1$ | 0 | May be set |
| $0 \rightarrow 1$ | 1 | Unchanged |
| $1 \rightarrow 0$ | 0 | Unchanged |
| $1 \rightarrow 0$ | 1 | May be set |

## Interrupt E nable P1IE, P2IE

Each PxIE bit enables the associated PxIFG interrupt flag.
Bit $=0$ : The interrupt is disabled
Bit $=1$ : The interrupt is enabled

### 11.2.7 Configuring Unused Port Pins

Unused I/O pins should be configured as I/O function, output direction, and left unconnected on the PC board, to reduce power consumption. The value of the PxOUT bit is don't care, because the pin is unconnected. See chapter System Resets, Interrupts, and Operating Modes for termination of unused pins.

### 11.3 Digital I/O Registers

The digital I/O registers are listed in Table 11-1 and Table 11-2.
Table 11-1.Digital I/O Registers, P 1-P 6

| Port | Register | Short Form | Address | Register Type | Initial State |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P1 | Input | P1IN | 020h | Read only | - |
|  | Output | PIOUT | 021h | Read/write | Unchanged |
|  | Direction | P1DIR | 022h | Read/write | Reset with PUC |
|  | Interrupt Flag | P1IFG | 023h | Read/write | Reset with PUC |
|  | Interrupt Edge Select | PIIES | 024h | Read/write | Unchanged |
|  | Interrupt Enable | P 1IE | 025h | Read/write | Reset with PUC |
|  | Port Select | P1SEL | 026h | Read/write | Reset with PUC |
|  | Resistor Enable | P1REN | 027h | Read/write | Reset with PUC |
| P2 | Input | P2IN | 028h | Read only | - |
|  | Output | P2OUT | 029h | Read/write | Unchanged |
|  | Direction | P 2DIR | 02Ah | Read/write | Reset with PUC |
|  | Interrupt Flag | P2IFG | 02Bh | Read/write | Reset with PUC |
|  | Interrupt Edge Select | P2IES | 02Ch | Read/write | Unchanged |
|  | Interrupt Enable | P2IE | 02Dh | Read/write | Reset with PUC |
|  | Port Select | P2SEL | 02Eh | Read/write | OCOh with PUC |
|  | Resistor Enable | P2REN | 02Fh | Read/write | R eset with PUC |
| P3 | Input | P3IN | 018h | Read only | - |
|  | Output | P30UT | 019h | Read/write | Unchanged |
|  | Direction | P3DIR | 01Ah | Read/write | Reset with PUC |
|  | Port Select | P3SEL | 01Bh | Read/write | Reset with PUC |
|  | Resistor Enable | P3REN | 010h | Read/write | Reset with PUC |
| P4 | Input | P 4IN | 01Ch | Read only | - |
|  | Output | P40UT | 01Dh | Read/write | Unchanged |
|  | Direction | P4DIR | 01Eh | Read/write | R eset with PUC |
|  | Port Select | P4SEL | 01Fh | Read/write | Reset with PUC |
|  | Resistor Enable | P4REN | 011h | Read/write | Reset with PUC |
| P5 | Input | P 5IN | 030h | Read only | - |
|  | Output | P50UT | 031h | Read/write | Unchanged |
|  | Direction | P5DIR | 032h | Read/write | Reset with PUC |
|  | Port Select | P5SEL | 033h | Read/write | Reset with PUC |
|  | Resistor Enable | P5REN | 012h | Read/write | Reset with PUC |
| P6 | Input | P6IN | 034h | Read only | - |
|  | Output | P60UT | 035h | Read/write | Unchanged |
|  | Direction | P6DIR | 036h | Read/write | Reset with PUC |
|  | Port Select | P6SEL | 037h | Read/write | Reset with PUC |
|  | Resistor Enable | P6REN | 013h | Read/write | Reset with PUC |

Note: Resistor enable registers RxREN only available in MSP430F47x3/4 and MSP430F471xx devices.

Table 11-2. Digital I/O Registers, P7-P 10

| Port | Register | Short Form | Address | Register Type | Initial State |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { P7 } \\ & \text { PA } \end{aligned}$ | Input | P7IN | 038h | Read only | - |
|  | Output | P70UT | 03Ah | Read/write | Unchanged |
|  | Direction | P7DIR | 03Ch | Read/write | Reset with PUC |
|  | P ort Select | P7SEL | 03Eh | Read/write | Reset with PUC |
|  | Resistor Enable | P7REN | 014h | Read/write | Reset with PUC |
| P8 | Input | P8IN | 039h | Read only | - |
|  | Output | P80UT | 03Bh | Read/write | Unchanged |
|  | Direction | P8DIR | 03Dh | Read/write | Reset with PUC |
|  | Port Select | P8SEL | 03F h | Read/write | Reset with PUC |
|  | Resistor Enable | P8REN | 015h | Read/write | Reset with PUC |
| $\begin{aligned} & \text { P9 } \\ & \text { PB } \end{aligned}$ | Input | P9IN | 008h | Read only | - |
|  | Output | P90UT | 00Ah | Read/write | Unchanged |
|  | Direction | P9DIR | 00 Ch | Read/write | Reset with PUC |
|  | Port Select | P9SEL | 00Eh | Read/write | Reset with PUC |
|  | Resistor Enable | P9REN | 016h | Read/write | Reset with PUC |
| P 10 | Input | P10IN | 009h | Read only | - |
|  | Output | P100UT | 00Bh | Read/write | Unchanged |
|  | Direction | P10DIR | 00Dh | Read/write | Reset with PUC |
|  | Port Select | P10SEL | 00Fh | Read/write | Reset with PUC |
|  | Resistor Enable | P10REN | 017h | Read/write | Reset with PUC |

Note: Resistor enable registers RxREN only available in MSP430F47x3/4 and MSP430F471xx devices.

## Chapter 12

## Watchdog Timer, Watchdog Timer+

The watchdog timer is a 16 -bit timer that can be used as a watchdog or as an interval timer. This chapter describes the watchdog timer. The watchdog timer is implemented in all MSP 430x4xx devices, except those with the enhanced watchdog timer, WDT + . The WDT + is implemented in the MSP430F41x2, MSP430F42x, MSP430F42xA, MSP430FE42x, MSP430FE42xA, MSP430FG461x, MSP430F47x, MSP430FG47x, MSP430F47x3/4, and MSP430F471xx devices.
Topic Page
12.1 Watchdog Timer Introduction ..... 12-2
12.2 Watchdog Timer Operation ..... 12-4
12.3 Watchdog Timer Registers ..... 12-7

### 12.1 Watchdog Timer Introduction

The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

Features of the watchdog timer module include:
$\square$ Four software-selectable time intervals

- Watchdog mode
$\square$ Interval mode
- Access to WDT control register is password protected
- Control of RST/NMI pin function
- Selectable clock source
- Can be stopped to conserve power
- Clock fail-safe feature in WDT+

The WDT block diagram is shown in Figure 12-1.

## Note: Watchdog Timer Powers Up Active

After a PUC, the WDT module is automatically configured in the watchdog mode with an initial 32768 clock cycle reset interval using the DCOCLK. The user must setup or halt the WDT prior to the expiration of the initial reset interval.

Figure 12-1. Watchdog Timer Block Diagram

† MSP430x42x, MSP 430FE42x, MSP430FG461x, and MSP 430F47x devices only

### 12.2 Watchdog Timer Operation

The WDT module can be configured as either a watchdog or interval timer with the WDTCTL register. The WDTCTL register also contains control bits to configure the RST/NMI pin. WDTCTL is a 16 -bit password-protected read/write register. Any read or write access must use word instructions and write accesses must include the write password 05Ah in the upper byte. Any write to WDTCTL with any value other than 05Ah in the upper byte is a security key violation and triggers a PUC system reset regardless of timer mode. Any read of WDTCTL reads 069h in the upper byte. The WDT + counter clock should be slower than or equal to the system (MCLK) frequency.

### 12.2.1 Watchdog Timer Counter

The watchdog timer counter (WDTCNT) is a 16-bit up-counter that is not directly accessible by software. The WDTCNT is controlled and time intervals selected through the watchdog timer control register WDTCTL.

The WDTCNT can be sourced from ACLK or SMCLK. The clock source is selected with the WDTSSEL bit.

### 12.2.2 Watchdog Mode

After a PUC condition, the WDT module is configured in the watchdog mode with an initial 32768 cycle reset interval using the DCOCLK. The user must setup, halt, or clear the WDT prior to the expiration of the initial reset interval, or another PUC is generated. When the WDT is configured to operate in watchdog mode, either writing to WDTCTL with an incorrect password or expiration of the selected time interval triggers a PUC. A PUC resets the WDT to its default condition and configures the RST/NMI pin to reset mode.

### 12.2.3 Interval Timer Mode

Setting the WDTTMSEL bit to 1 selects the interval timer mode. This mode can be used to provide periodic interrupts. In interval timer mode, the WDTIFG flag is set at the expiration of the selected time interval. A PUC is not generated in interval timer mode at expiration of the selected timer interval and the WDTIFG enable bit WDTIE remains unchanged.

When the WDTIE bit and the GIE bit are set, the WDTIF G flag requests an interrupt. The WDTIFG interrupt flag is automatically reset when its interrupt request is serviced, or may be reset by software. The interrupt vector address in interval timer mode is different from that in watchdog mode.

## Note: Modifying the Watchdog Timer

The WDT interval should be changed together with WDTCNTCL = 1 in a single instruction to avoid an unexpected immediate PUC or interrupt.

The WDT should be halted before changing the clock source to avoid a possible incorrect interval.

### 12.2.4 Watchdog Timer Interrupts

The WDT uses two bits in the SFRs for interrupt control.
$\square$ The WDT interrupt flag, WDTIFG, located in IFG1.0

- The WDT interrupt enable, WDTIE, located in IE 1.0

When using the WDT in the watchdog mode, the WDTIFG flag sources a reset vector interrupt. The WDTIF can be used by the reset interrupt service routine to determine if the watchdog caused the device to reset. If the flag is set, then the watchdog timer initiated the reset condition either by timing out or by a security key violation. If WDTIFG is cleared, the reset was caused by a different source.

When using the WDT in interval timer mode, the WDTIFG flag is set after the selected time interval and requests a WDT interval timer interrupt if the WDTIE and the GIE bits are set. The interval timer interrupt vector is different from the reset vector used in watchdog mode. In interval timer mode, the WDTIFG flag is reset automatically when the interrupt is serviced or can be reset with software.

### 12.2.5 WDT+ Enhancements

The WDT + module provides enhanced functionality over the WDT. The WDT+ provides a fail-safe clocking feature to ensure that the clock to the WDT+ cannot be disabled while in watchdog mode. This means the low-power modes may be affected by the choice for the WDT+ clock. For example, if ACLK is the WDT+clock source, LPM4 is not available, because the WDT+ prevents ACLK from being disabled. Also, if ACLK or SMCLK fail while sourcing the WDT+, the WDT+ clock source is automatically switched to MCLK. In this case, if MCLK is sourced from a crystal and the crystal has failed, the FLL+ fail-safe feature activates the DCO and uses it as the source for MCLK.

When the WDT+ module is used in interval timer mode, there is no fail-safe feature for the clock source.

### 12.2.6 Operation in Low-Power Modes

The MSP430 devices have several low-power modes. Different clock signals are available in different low-power modes. The requirements of the user's application and the type of clocking used determine how the WDT should be configured. For example, the WDT should not be configured in watchdog mode with SMCLK as its clock source if the user wants to use LPM3, because SMCLK is not active in LPM3 and the WDT would not function. If WDT+ is sourced from SMCLK, SMCLK remains enabled during LPM3, which increases the current consumption of LPM3. When the watchdog timer is not required, the WDTHOLD bit can be used to hold the WDTCNT, reducing power consumption.

### 12.2.7 Software Examples

Any write operation to WDTCTL must be a word operation with 05Ah (WDTPW) in the upper byte:

```
; Periodically clear an active watchdog
    MOV #WDTPW+WDTCNTCL,&WDTCTL
;
; Change watchdog timer interval
    MOV #WDTPW+WDTCNTL+WDTSSEL,&WDTCTL
;
; Stop the watchdog
    MOV #WDTPW+WDTHOLD, &WDTCTL
;
; Change WDT to interval timer mode, clock/8192 interval
    MOV #WDTPW+WDTCNTCL +WDTTMSEL +WDTI SO,&WDTCTL
```


### 12.3 Watchdog Timer Registers

The watchdog timer module registers are listed in Table 12-1.
Table 12-1.Watchdog Timer Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| Watchdog timer control register | WDTCTL | Read/write | 0120 h | 06900 h with PUC |
| SFR interrupt enable register 1 | IE1 | Read/write | 0000 h | Reset with PUC |
| SFR interrupt flag register 1 | IFG 1 | Read/write | 0002 h | Reset with PUC ${ }^{\dagger}$ |

[^3]
## WDTCTL, Watchdog Timer Control Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| 7 | 6 | 5 4 |  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WDTHOLD | WDTNMIES | WDTNMI | WDTTMSEL | WDTCNTCL | WDTSSEL |  |  |


| WDTPW | $\begin{aligned} & \text { Bits } \\ & 15-8 \end{aligned}$ | Watchdog timer password. Always read as 069h. Must be written as 05Ah, or a PUC is generated. |
| :---: | :---: | :---: |
| WDTHOLD | Bit 7 | Watchdog timer hold. This bit stops the watchdog timer. Setting WDTHOLD = 1 when the WDT is not in use conserves power. <br> 0 Watchdog timer is not stopped <br> 1 Watchdog timer is stopped |
| WDTNMIES | Bit 6 | Watchdog timer NMI edge select. This bit selects the interrupt edge for the NMI interrupt when WDTNMI $=1$. Modifying this bit can trigger an NMI. Modify this bit when WDTNMI $=0$ to avoid triggering an accidental NMI. <br> 0 NMI on rising edge <br> 1 NMI on falling edge |
| WDTNMI | Bit 5 | Watchdog timer NMI select. This bit selects the function for the RST/NMI pin <br> 0 Reset function <br> 1 NMI function |
| WDTTMSEL | Bit 4 | Watchdog timer mode select <br> 0 Watchdog mode <br> 1 Interval timer mode |
| WDTCNTCL | Bit 3 | Watchdog timer counter clear. Setting WDTCNTCL = 1 clears the count value to 0000 h . WDTCNTCL is automatically reset. <br> 0 No action <br> 1 WDTCNT $=0000 \mathrm{~h}$ |
| WDTSSEL | Bit 2 | Watchdog timer clock source select <br> 0 SMCLK <br> 1 ACLK |
| WDTISx | $\begin{aligned} & \text { Bits } \\ & \text { 1-0 } \end{aligned}$ | Watchdog timer interval select. These bits select the watchdog timer interval to set the WDTIFG flag and/or generate a PUC. <br> 00 Watchdog clock source / 32768 <br> 01 Watchdog clock source / 8192 <br> 10 Watchdog clock source / 512 <br> 11 Watchdog clock source / 64 |

## IE 1, Interrupt Enable Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | NMIIE |  |  |  |

rw-0
rw-0

|  | $\begin{aligned} & \text { Bits } \\ & 7-5 \end{aligned}$ | These bits may be used by other modules. See device-specific data sheet. |
| :---: | :---: | :---: |
| NMIIE | Bit 4 | NMI interrupt enable. This bit enables the NMI interrupt. Because other bits in IE 1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV. B or CLR.B instructions. <br> 0 Interrupt not enabled <br> 1 Interrupt enabled |
|  | $\begin{aligned} & \text { Bits } \\ & 3-1 \end{aligned}$ | These bits may be used by other modules. See device-specific data sheet. |
| WDTIE | Bit 0 | Watchdog timer interrupt enable. This bit enables the WDTIF G interrupt for interval timer mode. It is not necessary to set this bit for watchdog mode. Because other bits in IE 1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BI C. B instructions, rather than MOV. B or CLR. B instructions. <br> 0 Interrupt not enabled <br> 1 Interrupt enabled |

## IF G1, Interrupt Flag Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NMIIFG |  |  |  | WDTIFG |

rw-(0)
rw-(0)

|  | $\begin{aligned} & \text { Bits } \\ & 7-5 \end{aligned}$ | These bits may be used by other modules. See device-specific data sheet. |
| :---: | :---: | :---: |
| NMIIFG | Bit 4 | NMI interrupt flag. NMIIFG must be reset by software. Because other bits in IFG1 may be used for other modules, it is recommended to clear NMIIFG by using BI S. B or BI C. B instructions, rather than MOV. B or CL R. B instructions. <br> 0 No interrupt pending <br> 1 Interrupt pending |
|  | $\begin{gathered} \text { Bits } \\ 3-1 \end{gathered}$ | These bits may be used by other modules. See device-specific data sheet. |
| WDTIFG | Bit 0 | Watchdog timer interrupt flag. In watchdog mode, WDTIFG remains set until reset by software. In interval mode, WDTIFG is reset automatically by servicing the interrupt, or it can be reset by software. Because other bits in IFG1 may be used for other modules, it is recommended to clear WDTIFG by using BIS.B or BI C. B instructions, rather than MOV. B or CL R. B instructions. <br> 0 No interrupt pending <br> 1 Interrupt pending |

## Chapter 13

## Basic Timer1

The Basic Timer1 module is composed of two independent cascadable 8-bit timers. This chapter describes the Basic Timer1. Basic Timer1 is implemented in all MSP 430x4xx devices.
Topic Page
13.1 B asic Timer1 Introduction ..... 13-2
13.2 Basic Timer1 Operation ..... 13-4
13.3 Basic Timer1 Registers ..... 13-6

### 13.1 B asic Timer1 Introduction

The Basic Timer1 supplies LCD timing and low frequency time intervals. The Basic Timerl is two independent 8 -bit timers that can also be cascaded to form one 16 -bit timer function.

Some uses for the Basic Timer1 include:

- Real-time clock (RTC) function
$\square$ Software time increments
Basic Timerl features include:
- Selectable clock source
$\square$ Two independent, cascadable 8-bit timers
- Interrupt capability
- LCD control signal generation

The Basic Timer1 block diagram is shown in Figure 13-1.

## Note: Basic Timer1 Initialization

The Basic Timer1 module registers have no initial condition. These registers must be configured by user software before use.

Figure 13-1. Basic Timer1 Block Diagram


### 13.2 B asic Timer1 Operation

The Basic Timer1 module can be configured as two 8 -bit timers or one 16 -bit timer with the BTCTL register. The BTCTL register is an 8 -bit read/write register. Any read or write access must use byte instructions. The Basic Timer1 controls the LCD frame frequency with BTCNT1.

### 13.2.1 Basic Timer1 Counter One

The Basic Timer1 counter one, BTCNT1, is an 8-bit timer/counter directly accessible by software. BTCNT1 is incremented with ACLK and provides the frame frequency for the LCD controller. BTCNT1 can be stopped by setting the BTHOLD and BTDIV bits.

### 13.2.2 Basic Timer1 Counter Two

The Basic Timer1 counter two, BTCNT2, is an 8-bit timer/counter directly accessible by software. BTCNT2 can be sourced from ACLK or SMCLK, or from ACLK/256 when cascaded with BTCNT1. The BTCNT2 clock source is selected with the BTSSEL and BTDIV bits. BTCNT2 can be stopped to reduce power consumption by setting the HOLD bit.

BTCNT2 sources the Basic Timer1 interrupt, BTIFG. The interrupt interval is selected with the BTIPx bits

## Note: Reading or Writing BTCNT1 and BTCNT2

When the CPU clock and counter clock are asynchronous, any read from BTCNT1 or BTCNT2 may be unpredictable. Any write to BTCNT1 or BTCNT2 takes effect immediately.

### 13.2.3 16-Bit Counter Mode

The 16 -bit timer/counter mode is selected when control the BTDIV bit is set. In this mode, BTCNT1 is cascaded with BTCNT2. The clock source of BTCNT1 is ACLK, and the clock source of BTCNT2 is ACLK/256.

### 13.2.4 Basic Timer1 Operation: Signal fLCD

The LCD controller (but not the LCD_A controller) uses the fLCD signal from the BTCNT1 to generate the timing for common and segment lines. ACLK sources BTCNT1 and is assumed to be 32768 Hz for generating $\mathrm{f}_{\text {LCD }}$. The $\mathrm{f}_{\text {LCD }}$ frequency is selected with the BTFRFQx bits and can be ACLK/256, ACLK/128, ACLK/64, or ACLK/32. The proper fLCD frequency depends on the LCD's frame frequency and the LCD multiplex rate and is calculated by:

$$
f_{L C D}=2 \times \operatorname{mux} \times f_{\text {Frame }}
$$

For example, to calculate $\mathrm{f}_{\text {LCD }}$ for a 3-mux LCD, with a frame frequency of 30 Hz to 100 Hz :
$\mathrm{f}_{\text {Frame }}$ (from LCD data sheet) $=30 \mathrm{~Hz}$ to 100 Hz

$$
f_{L C D}=2 \times 3 \times f_{\text {Frame }}
$$

$$
\mathrm{f}_{\mathrm{LCD}(\text { min })}=180 \mathrm{~Hz}
$$

$$
\mathrm{f}_{\mathrm{LCD}(\max )}=600 \mathrm{~Hz}
$$

$$
\text { select } \mathrm{f}_{\mathrm{LCD}}=32768 / 128=256 \mathrm{~Hz} \text { or } 32768 / 64=512 \mathrm{~Hz}
$$

The LCD_A controller does not use the Basic Timer1 for flCD generation. See the LCD Controller and LCD_A Controller chapters for more details on the LCD controllers.

### 13.2.5 B asic Timer1 Interrupts

The Basic Timerl uses two bits in the SFRs for interrupt control.
$\square$ Basic Timer1 interrupt flag, BTIFG, located in IFG2.7

- Basic Timer1 interrupt enable, BTIE, located in IE 2.7

The BTIFG flag is set after the selected time interval and requests a Basic Timerl interrupt if the BTIE and the GIE bits are set. The BTIFG flag is reset automatically when the interrupt is serviced, or it can be reset with software.

### 13.3 B asic Timer1 Registers

The Basic Timer1 module registers are listed in Table 13-1.
Table 13-1.Basic Timer1 Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| Basic Timer1 Control | BTCTL | Read/write | 040 h | Unchanged |
| Basic Timer1 Counter 1 | BTCNT1 | Read/write | 046 h | Unchanged |
| Basic Timer1 Counter 2 | BTCNT2 | Read/write | 047 h | Unchanged |
| SFR interrupt enable register 2 | IE2 | Read/write | 001 h | Reset with PUC |
| SFR interrupt flag register 2 | IFG2 | Read/write | 003 h | Reset with PUC |

Note: The Basic Timer1 registers should be configured at power-up. There is no initial state for BTCTL, BTCNT1, or BTCNT2.

## BTCTL, Basic Timer1 Control Register



BTFRFQx Bits $f_{\text {LCD }}$ frequency. These bits control the LCD update frequency.
4-3 $00 \quad \mathrm{f}_{\mathrm{ACLK}} / 32$
$01 \mathrm{f}_{\mathrm{ACLK}} / 64$
$10 \mathrm{f}_{\mathrm{ACLK}} / 128$
$11 \mathrm{f}_{\text {ACLK }} / 256$
BTIPx Bits Basic Timer1 interrupt interval
2-0 $000 \mathrm{f}_{\mathrm{CLK} 2} / 2$
001 f CLK2/4
$010 \mathrm{f}_{\mathrm{CLK} 2} / 8$
011 fCLK2/16
$100 \mathrm{f}_{\mathrm{CLK} 2} / 32$
101 fCLK2/64
$110 \mathrm{f}_{\mathrm{CLK} 2} / 128$
111 f CLK2/256

## BTCNT1, Basic Timer1 Counter 1

| BTCNT1x |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| rw | rw | rw | rw | rw | rw | rw | rw |
| B TCNT1x | Bits <br> 7-0 | T1 | h | 1 re | he | T |  |

## BTCNT2, Basic Timer1 Counter 2

| BTCNT2x |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| rw | rw | rw | rw | rw | rw | rw | rw |
| B TCNT2x | Bits $7-0$ | 2 | he | 2 re | he | T |  |

## IE2, Interrupt Enable Register 2

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BTIE |  |  |  |  |  |  |  |

rw-0

BTIE Bit $7 \quad$ Basic Timer1 interrupt enable. This bit enables the BTIFG interrupt. Because other bits in IE2 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BI C. B instructions, rather than MOV. B or CL R. B instructions.
0 Interrupt not enabled
1 Interrupt enabled
Bits These bits may be used by other modules. See device-specific data sheet. 6-1

## IFG2, Interrupt Flag Register 2



[^4]
## Chapter 14

## Real-Time Clock

The Real-Time Clock module is a 32 -bit counter module with calendar function. This chapter describes the Real-Time Clock (RTC) module of the MSP430x4xx family. The RTC is implemented in MSP430F41x2, MSP430FG461x, MSP430F47x, MSP430FG47x, MSP430F47x3/4, and MSP430F471xx devices.
Topic Page
14.1 Real-Time Clock Introduction ..... 14-2
14.2 Real-Time Clock Operation ..... 14-4
14.3 Real-Time Clock Registers ..... 14-7

### 14.1 RTC Introduction

The Real-Time Clock (RTC) module can be used as a general-purpose 32-bit timer or as a RTC with calendar function.

RTC features include:

- Calender and clock mode
- 32-bit counter mode with selectable clock sources
- Automatic counting of seconds, minutes, hours, day of week, day of month, month and year in calender mode.
- Interrupt capability
- Selectable BCD format

The RTC block diagram is shown in Figure 14-1.

## Note: Real-Time Clock Initialization

Most RTC module registers have no initial condition. These registers must be configured by user software before use.

Figure 14-1. Real-Time Clock


### 14.2 Real-Time Clock Operation

The Real-Time Clock module can be configured as a real-time clock with calendar function or as a 32-bit general-purpose counter with the RTCMODEx bits.

### 14.2.1 Counter Mode

Counter mode is selected when RTCMODEx < 11. In this mode, a 32-bit counter is provided that is directly accessible by software. Switching from calendar to counter mode resets the count value.

The clock to increment the counter can be sourced from ACLK, SMCLK, or from the BTCNT2 input clock divided by 128 from the Basic Timerl module, selected by the RTCMODEx bits. The counter can be stopped by setting the RTCHOLD bit.

Four individual 8-bit counters are cascaded to provide the 32-bit counter. This provides interrupt triggers at 8 -bit, 16 -bit, 24 -bit, and 32 -bit overflows. Each counter RTCNT1 - RTCNT4 is individually accessible and may be read or written to.

## Note: Accessing the RTCNTx registers

When the counter clock is asynchronous to the CPU clock, any read from any RTCNTx register should occur while the counter is not operating. Otherwise, the results may be unpredictable. Alternatively, the counter may be read multiple times while operating, and a majority vote taken in software to determine the correct reading. Any write to any RTCNTx register takes effect immediately.

### 14.2.2 Calendar Mode

Calendar mode is selected when RTCMODEx $=11$. In calendar mode the RTC provides seconds, minutes, hours, day of week, day of month, month, and year in selectable BCD or hexadecimal format. S witching from counter to calendar mode clears the seconds, minutes, hours, day-of-week, and year counts and sets day-of-month and month counts to 1 .

When $\operatorname{RTCBCD}=1, B C D$ format is selected for the calendar registers. The format must be selected before the time is set. Changing the state of RTCBCD clears the seconds, minutes, hours, day-of-week, and year counts and sets day-of-month and month counts to 1 .

The calendar includes a leap year algorithm that considers all years evenly divisible by 4 as leap years. This algorithm is accurate from the year 1901 through 2099.

## Note: Accessing the Real-Time Clock registers

When the counter clock is asynchronous to the CPU clock, any read from any counting register should occur while the counter is not operating. Otherwise, the results may be unpredictable. Alternatively, the counter may be read multiple times while operating, and a majority vote taken in software to determine the correct reading.

Any write to any counting register takes effect immediately. However the clock is stopped during the write. This could result in losing up to one second during a write. Writing of data outside the legal ranges results in unpredictable behavior.

The RTC does not provide an alarm function. It can easily be implemented in software if required.

### 14.2.3 RTC and Basic Timer1 Interaction

In calendar mode the Basic Timer1 is automatically configured as a pre-divider for the RTC module with the two 8-bit timers cascaded and ACLK selected as the Basic Timerl clock source. The BTSSEL, BTHOLD and BTDIV bits are ignored and RTCHOLD controls both the RTC and the Basic Timer1.

RTC and Basic Timer1 interrupts interact as described in Section 14.2.4, Real-Time Clock Interrupts.

### 14.2.4 Real-Time Clock Interrupts

The Real-Time Clock uses two bits for interrupt control.

- Basic Timer1 interrupt flag, BTIF G, located in IF G 2.7
$\square$ Real-Time Clock interrupt enable, RTCIE, located in the module
The Real-Time Clock module shares the Basic Timer1 interrupt flag and vector. When RTCIE $=0$, the Basic Timerl controls interrupt generation with the BTIPx bits. In this case, the RTCEVx bits select the interval for setting the RTCFG flag, but the RTCFG flag does not generate an interrupt. The RTCFG flag must be cleared with software when RTCIE $=0$.

When RTCIE $=1$, the RTC controls interrupt generation and the Basic Timer1 BTIP x bits are ignored. In this case, the RTCFG and BTIFG flags are set at the interval selected with the RTCEVx bits, and an interrupt request is generated if the GIE bit is set. Both the RTCFG and BTIFG flags are reset automatically when the interrupt is serviced, or can be reset with software.

The interrupt intervals are listed in Table 14-1.
Table 14-1.RTC Interrupt Intervals

| RTC Mode | RTCTE Vx | Interrupt Interval |
| :---: | :---: | :--- |
| Counter Mode | 00 | 8-bit overflow |
|  | 01 | 16-bit overflow |
|  | 10 | 24-bit overflow |
|  | 11 | 32-bit overflow |
| Calendar Mode | 00 | Minute changed |
|  | 01 | Hour changed |
|  | 10 | Every day at midnight (00:00) |
|  | 11 | Every day at noon (12:00) |

### 14.3 Real-Time Clock Registers

The Real-Time Clock registers are listed in Table 14-2 for byte access. They may be accessed with word instructions as listed in Table 14-3.

Table 14-2.Real-Time Clock Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| Real-Time Clock control register | RTCCTL | Read/write | 041 h | 040h with POR |
| Real-Timer Clock second <br> Real-Timer Counter register 1 | RTCSEC/ | RTCNT1 |  |  |
| Read/write | 042 h | None, not reset |  |  |
| Real-Time Clock minute | RTCMIN/ | Read/write | 043 h | None, not reset |
| Real-Time Clock hour | RTCNT2 |  |  |  |
| Real-Time Counter register 3 | RTCHOUR/ | Read/write | 044 h | None, not reset |
| Real-Time Clock day-of-Week | RTCNT3 |  |  |  |
| Real-Time Counter register 4 | RTCDOW/ | Read/write | 045 h | None, not reset |
| Real-Time Clock day-of-month | RTCDAY | Read/write | 04 Ch | None, not reset |
| Real-Time Clock month | RTCMON | Read/write | 04 Dh | None, not reset |
| Real-Time Clock year (low byte) | RTCYEARL | Read/write | 04 h h | None, not reset |
| Real-Time Clock year (high byte) | RTCYEARH | Read/write | $04 F \mathrm{~h}$ | None, not reset |
| SFR interrupt enable register 2 | IE2 | Read/write | 001 h | Reset with PUC |
| SFR interrupt flag register 2 | IFG2 | Read/write | 003 h | Reset with PUC |

## Note: Modifying SFR bits

To avoid modifying control bits of other modules, it is recommended to set or clear the IEx and IFGx bits using BI S.B or BI C. B instructions, rather than MOV. B or CLR. B instructions.

Table 14-3.Real-Time Clock Registers, Word Access

| Word Register | Short Form | High-Byte <br> Register | Low-Byte <br> Register | Address |
| :--- | :--- | :--- | :--- | :--- |
| Real-Time control register | RTCTL | RTCCTL | BTCTL | 040 h |
| Real-Time Clock time 0 | RTCTIM0/ | RTCMIN/ | RTCSEC/ | 042 h |
| Real-Time Counter registers 1,2 | RTCNT12 | RTCNT2 | RTCNT1 |  |
| Real-Time Clock time 1 | RTCTIM1/ | RTCDOW/ | RTCHOUR/ | 044 h |
| Real-Time Counter registers 3,4 | RTCNT34 | RTCNT4 | RTCNT3 |  |
| Real-Time Clock date | RTCDATE | RTCMON | RTCDAY | 04Ch |
| Real-Time Clock year | RTCYEAR | RTCYEARH | RTCYEARL | 04Eh |

## RTCCTL, Real-Time Clock Control Register



## RTCNT1, RTC Counter 1, Counter Mode

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RTCNT1x |  |  |  |  |  |  |  |
| rw | rw | rw | rw | rw | rw | rw | rw |
| RTCNT1x | $\begin{aligned} & \text { Bits } \\ & 7-0 \end{aligned}$ | T1 | The | 1 re | the | RT |  |

RTCNT2, RTC Counter 2, Counter Mode

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RTCNT2x |  |  |  |  |  |  |  |

RTCNT2x | Bits |
| ---: | :--- |
| $7-0$ |$\quad$ RTCNT2 register. The RTCNT2 register is the count of RTCNT2.

RTCNT3, RTC Counter 3, Counter Mode

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RTCNT3x |  |  |  |  |  |
|  | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |

RTCNT3x | Bits |
| ---: | :--- |
| $7-0$ | RTCNT3 register. The RTCNT3 register is the count of RTCNT3.

RTCNT4, RTC C ounter 4, Counter Mode

| RTCNT4x |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

RTCNT4x Bits RTCNT4 register. The RTCNT4 register is the count of RTCNT4. 7-0

## RTCSEC, RTC Seconds Register, Calendar Mode with Hexadecimal Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 |  |  | Seconds (0..59) |  |  |  |
| $r-0$ | $r-0$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |  |

## RTCSEC, RTC Seconds Register, Calendar Mode with BCD Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | Seconds - high digit (0...5) |  | Seconds - low digit (0...9) |  |  |  |  |
| $r-0$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |

RTCMIN, RTC Minutes Register, Calendar Mode with Hexadecimal Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ |  |  | Minutes (0...59) |  |  |  |
| $r-0$ | $r-0$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |

RTCMIN, RTC Minutes Register, Calendar Mode with BCD Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | Minutes - high digit (0...5) |  | Minutes - low digit (0...9) |  |  |  |  |
| $r-0$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |

## RTCHOUR, RTC Hours Register, Calendar Mode with Hexadecimal Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |  |  | Hours (0...24) |  |
| $r-0$ | $r-0$ | $r-0$ | $r w$ | $r w$ | $r w$ | $r w$ |

## RTCHOUR, RTC Hours Register, Calendar Mode with BCD Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | Hours high digit (0...2) |  | Hours low digit (0...9) |  |  |  |
| $r y w n$ |  |  |  |  |  |  |  |

## RTCDOW, RTC Day-of-Week Register, Calendar Mode

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |  | Day-of-Week (0...6) |  |
| $r-0$ | $r-0$ | $r-0$ | $r-0$ | $r-0$ | $r w$ | $r w$ | $r w$ |

RTCDAY, RTC Day-of-Month Register, Calendar Mode with Hexadecimal Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |  | Day-of-Month (1...28,29,30,31) |  |  |
| $r-0$ | $r-0$ | $r-0$ | $r w$ | $r w$ | $r w$ | $r w$ |

RTCDAY, RTC Day-of-Month Register, Calendar Mode with BCD Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | Day-of-Month high digit <br> $(\mathbf{0} \ldots . .3)$ |  | Day-of-Month low digit (0...9) |  |  |  |
| $r-0$ | $r-0$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |

## RTCMON, RTC Month Register, Calendar Mode with Hexadecimal Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |  | Month (1..12) |  |
| $r-0$ | $r-0$ | $r-0$ | $r-0$ | $r w$ | $r w$ | $r w$ |

## RTCMON, RTC Month Register, Calendar Mode with BCD Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | Month high <br> digit (0...3) |  | Month low digit (0...9) |  |  |
| $r-0$ | $r-0$ | $r-0$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |

RTCYEARL, RTC Year Low-Byte Register, Calendar Mode with Hexadecimal Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Year Low Byte of 0...4095 |  |  |  |
|  |  |  |  |  |  |  |

RTCYEARL, RTC Year Low-Byte Register, Calendar Mode with BCD Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Decade (0...9) |  |  | Year lowest digit (0...9) |  |  |
| $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |

RTCYEARH, RTC Year High-Byte Register, Calendar Mode with Hexadecimal Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |  | Year High Byte of 0...4095 |  |  |
| $r-0$ | $r-0$ | $r-0$ | $r-0$ | $r w$ | $r w$ | $r w$ | $r w$ |

RTCYEARH, RTC Year High-Byte Register, Calendar Mode with BCD Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | Century high digit (0...4) |  | Century low digit (0...9) |  |  |  |  |
| $r-0$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | rw |

## IE 2, Interrupt E nable Register 2

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BTIE |  |  |  |  |  |  |  |

rw-0

BTIE Bit 7 Basic Timer1 interrupt enable. This bit enables the BTIFG interrupt. Because other bits in IE 2 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BI C. B instructions, rather than MOV. B or CL R. B instructions.
0 Interrupt not enabled
1 Interrupt enabled
Bits These bits may be used by other modules. See device-specific data sheet. 6-1

## IF G2, Interrupt Flag Register 2

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BTIFG |  |  |  |  |  |  |  |

BTIFG Bit $7 \quad$ Basic Timer1 interrupt flag. Because other bits in IFG2 may be used for other modules, it is recommended to clear BTIFG automatically by servicing the interrupt, or by using BIS.B or BIC. B instructions, rather than MOV. B or CLR. B instructions.
0 No interrupt pending
1 Interrupt pending
Bits These bits may be used by other modules. See device-specific data sheet. 6-1

## Chapter 15

## Timer_A

Timer_A is a 16 -bit timer/counter with multiple capture/compare registers. This chapter describes Timer_A. This chapter describes the operation of the Timer_A of the MSP $430 \times 4 \times x$ device family.
Topic Page
15.1 Timer_A Introduction ..... 15-2
15.2 Timer_A Operation ..... 15-4
15.3 Timer_A Registers ..... 15-19

### 15.1 Timer_A Introduction

Timer_A is a 16-bit timer/counter with three or five capture/compare registers. Timer_A can support multiple capture/compares, PWM outputs, and interval timing. Timer_A also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Timer_A features include:

- Asynchronous 16-bit timer/counter with four operating modes
$\square$ Selectable and configurable clock source
$\square$ Three or five configurable capture/compare registers
- Configurable outputs with PWM capability
$\square$ Asynchronous input and output latching
- Interrupt vector register for fast decoding of all Timer_A interrupts

The block diagram of Timer_A is shown in Figure 15-1.

## Note: Use of the Word Count

Count is used throughout this chapter. It means the counter must be in the process of counting for the action to take place. If a particular value is directly written to the counter, then an associated action does not take place.

## Note: Second Timer_A On Select Devices

MSP430x415, MSP430x417, and MSP430xW42x devices implement a second Timer_A with five capture/compare registers. On these devices, both Timer_A modules are identical in function, except for the additional capture/compare registers.

Figure 15-1. Timer_A Block Diagram


### 15.2 Timer_A Operation

The Timer_A module is configured with user software. The setup and operation of Timer_A is discussed in the following sections.

### 15.2.1 16-B it Timer Counter

The 16 -bit timer/counter register, TAR, increments or decrements (depending on mode of operation) with each rising edge of the clock signal. TAR can be read or written with software. Additionally, the timer can generate an interrupt when it overflows.

TAR may be cleared by setting the TACLR bit. Setting TACLR also clears the clock divider and count direction for up/down mode.

## Note: Modifying Timer_A Registers

It is recommended to stop the timer before modifying its operation (with exception of the interrupt enable, interrupt flag, and TACLR) to avoid errant operating conditions.
When the timer clock is asynchronous to the CPU clock, any read from TAR should occur while the timer is not operating or the results may be unpredictable. Alternatively, the timer may be read multiple times while operating, and a majority vote taken in software to determine the correct reading. Any write to TAR takes effect immediately.

## Clock Source Select and Divider

The timer clock can be sourced from ACLK, SMCLK, or externally via TACLK or INCLK. The clock source is selected with the TASSELx bits. The selected clock source may be passed directly to the timer or divided by 2,4 , or 8 using the IDx bits. The clock divider is reset when TACLR is set.

### 15.2.2 Starting the Timer

The timer may be started or restarted in the following ways:
$\square$ The timer counts when MCx>0 and the clock source is active.

- When the timer mode is either up or up/down, the timer may be stopped by writing 0 to TACCR 0 . The timer may then be restarted by writing a nonzero value to TACCR 0 . In this scenario, the timer starts incrementing in the up direction from zero.


### 15.2.3 Timer Mode Control

The timer has four modes of operation as described in Table 15-1: stop, up, continuous, and up/down. The operating mode is selected with the MCx bits.

Table 15-1.Timer Modes

| MCx | Mode | Description |
| :---: | :--- | :--- |
| 00 | Stop | The timer is halted. |
| 01 | Up | The timer repeatedly counts from zero to the value of |
|  |  | TACCR 0. |

## Up Mode

The up mode is used if the timer period must be different from OFFFFh counts. The timer repeatedly counts up to the value of compare register TACCR0, which defines the period, as shown in Figure 15-2. The number of timer counts in the period is TACCR $0+1$. When the timer value equals TACCR 0 the timer restarts counting from zero. If up mode is selected when the timer value is greater than TACCR0, the timer immediately restarts counting from zero.

Figure 15-2. Up Mode


The TACCR 0 CCIFG interrupt flag is set when the timer counts to the TACCR 0 value. The TAIFG interrupt flag is set when the timer counts from TACCR 0 to zero. Figure 15-3 shows the flag set cycle.

Figure 15-3. Up Mode Flag Setting


## Changing the Period Register TACCRO

When changing TACCR 0 while the timer is running, if the new period is greater than or equal to the old period or greater than the current count value, the timer counts up to the new period. If the new period is less than the current count value, the timer rolls to zero. However, one additional count may occur before the counter rolls to zero.

## Continuous Mode

In the continuous mode, the timer repeatedly counts up to OFFFFh and restarts from zero as shown in Figure 15-4. The capture/compare register TACCR 0 works the same way as the other capture/compare registers.

Figure 15-4. Continuous Mode


The TAIFG interrupt flag is set when the timer counts from OFFFFh to zero. Figure 15-5 shows the flag set cycle.

Figure 15-5. Continuous Mode Flag Setting


## Use of the Continuous Mode

The continuous mode can be used to generate independent time intervals and output frequencies. Each time an interval is completed, an interrupt is generated. The next time interval is added to the TACCRx register in the interrupt service routine. Figure $15-6$ shows two separate time intervals $t_{0}$ and $\mathrm{t}_{1}$ being added to the capture/compare registers. In this usage, the time interval is controlled by hardware, not software, without impact from interrupt latency. Up to three (Timer_A3) or five (Timer_A5) independent time intervals or output frequencies can be generated using capture/compare registers.

Figure 15-6. Continuous Mode Time Intervals


Time intervals can be produced with other modes as well, where TACCR 0 is used as the period register. Their handling is more complex since the sum of the old TACCRx data and the new period can be higher than the TACCR0 value. When the previous TACCR $x$ value plus $t_{x}$ is greater than the TACCR 0 data, the TACCR 0 value must be subtracted to obtain the correct time interval.

## Up/Down Mode

The up/down mode is used if the timer period must be different from OFFFFh counts, and if symmetrical pulse generation is needed. The timer repeatedly counts up to the value of compare register TACCRO and back down to zero, as shown in Figure 15-7. The period is twice the value in TACCR 0.

Figure 15-7. Up/Down Mode


The count direction is latched. This allows the timer to be stopped and then restarted in the same direction it was counting before it was stopped. If this is not desired, the TACLR bit must be set to clear the direction. The TACLR bit also clears the TAR value and the clock divider.

In up/down mode, the TACCR 0 CCIFG interrupt flag and the TAIFG interrupt flag are set only once during a period, separated by $1 / 2$ the timer period. The TACCRO CCIFG interrupt flag is set when the timer counts from TACCR $0-1$ to TACCRO, and TAIFG is set when the timer completes counting down from 0001 h to 0000 h . Figure $15-8$ shows the flag set cycle.

Figure 15-8. Up/Down Mode Flag Setting


## Changing the Period Register TACCRO

When changing TACCR 0 while the timer is running and counting in the down direction, the timer continues its descent until it reaches zero. The value in TACCR0 is latched into TACL0 immediately; however, the new period takes effect after the counter counts down to zero.

When the timer is counting in the up direction and the new period is greater than or equal to the old period or greater than the current count value, the timer counts up to the new period before counting down. When the timer is counting in the up direction, and the new period is less than the current count value, the timer begins counting down. However, one additional count may occur before the counter begins counting down.

## Use of the Up/Down Mode

The up/down mode supports applications that require dead times between output signals (See section Timer_A Output Unit). For example, to avoid overload conditions, two outputs driving an H -bridge must never be in a high state simultaneously. In the example shown in Figure 15-9 the $\mathrm{t}_{\text {dead }}$ is:
$\mathrm{t}_{\text {dead }}=\mathrm{t}_{\text {timer }} \times($ TACCR $1-\operatorname{TACCR} 2)$
With: $\quad t_{\text {dead }} \quad$ Time during which both outputs need to be inactive
$t_{\text {timer }} \quad$ Cycle time of the timer clock
TACCRx Content of capture/compare register $x$
The TACCRx registers are not buffered. They update immediately when written to. Therefore, any required dead time is not maintained automatically.

Figure 15-9. Output Unit in Up/Down Mode


### 15.2.4 Capture/Compare Blocks

Three or five identical capture/compare blocks, TACCRx, are present in Timer_A. Any of the blocks may be used to capture the timer data or to generate time intervals.

## Capture Mode

The capture mode is selected when $C A P=1$. Capture mode is used to record time events. It can be used for speed computations or time measurements. The capture inputs CCIxA and CCIxB are connected to external pins or internal signals and are selected with the CCISx bits. The CMx bits select the capture edge of the input signal as rising, falling, or both. A capture occurs on the selected edge of the input signal. If a capture occurs:

- The timer value is copied into the TACCR $x$ register
- The interrupt flag CCIFG is set

The input signal level can be read at any time via the CCI bit. MSP430x4xx family devices may have different signals connected to CCIXA and CCIxB. See the device-specific data sheet for the connections of these signals.

The capture signal can be asynchronous to the timer clock and cause a race condition. Setting the SCS bit synchronizes the capture with the next timer clock. Setting the SCS bit to synchronize the capture signal with the timer clock is recommended. This is illustrated in Figure 15-10.

Figure 15-10. Capture Signal ( $\mathrm{SCS}=1$ )


Overflow logic is provided in each capture/compare register to indicate if a second capture was performed before the value from the first capture was read. Bit COV is set when this occurs as shown in Figure 15-11. COV must be reset with software.

Figure 15-11. Capture Cycle


## Capture Initiated by Software

Captures can be initiated by software. The CMx bits can be set for capture on both edges. Software then sets CCIS $1=1$ and toggles bit CCIS 0 to switch the capture signal between $\mathrm{V}_{\mathrm{CC}}$ and GND, initiating a capture each time CCIS0 changes state:

```
MOV #CAP+SCS+CCIS1+CM_3,&TACCTLx; Setup TACCTLx
XOR #CCISO,&TACCTLX ; TACCTLx = TAR
```


## Compare Mode

The compare mode is selected when CAP $=0$. The compare mode is used to generate PWM output signals or interrupts at specific time intervals. When TAR counts to the value in a TACCR $x$ :

- Interrupt flag CCIF G is set
$\square$ Internal signal EQUx=1
- EQUx affects the output according to the output mode
$\square$ The input signal CCI is latched into SCCI


### 15.2.5 Output Unit

Each capture/compare block contains an output unit. The output unit is used to generate output signals such as PWM signals. Each output unit has eight operating modes that generate signals based on the EQU0 and EQUx signals.

## Output Modes

The output modes are defined by the OUTMODx bits and are described in Table 15-2. The OUTx signal is changed with the rising edge of the timer clock for all modes except mode 0 . Output modes $2,3,6$, and 7 are not useful for output unit 0 , because EQUx $=E Q U 0$.

Table 15-2.Output Modes

| OUTMODx | Mode | Description |
| :---: | :---: | :---: |
| 000 | Output | The output signal OUTx is defined by the OUTx bit. The OUTx signal updates immediately when OUTx is updated. |
| 001 | Set | The output is set when the timer counts to the TACCRx value. It remains set until a reset of the timer, or until another output mode is selected and affects the output. |
| 010 | Toggle/Reset | The output is toggled when the timer counts to the TACCR x value. It is reset when the timer counts to the TACCR 0 value. |
| 011 | Set/Reset | The output is set when the timer counts to the TACCR $x$ value. It is reset when the timer counts to the TACCR 0 value. |
| 100 | Toggle | The output is toggled when the timer counts to the TACCRx value. The output period is double the timer period. |
| 101 | Reset | The output is reset when the timer counts to the TACCRx value. It remains reset until another output mode is selected and affects the output. |
| 110 | Toggle/S et | The output is toggled when the timer counts to the TACCR x value. It is set when the timer counts to the TACCR 0 value. |
| 111 | Reset/Set | The output is reset when the timer counts to the TACCRx value. It is set when the timer counts to the TACCR 0 value. |

## Output Example-Timer in Up Mode

The OUTx signal is changed when the timer counts up to the TACCR $x$ value, and rolls from TACCRO to zero, depending on the output mode. An example is shown in Figure 15-12 using TACCR0 and TACCR 1.

Figure 15-12. Output Example-Timer in Up Mode


## Output Example- Timer in Continuous Mode

The OUTx signal is changed when the timer reaches the TACCRx and TACCRO values, depending on the output mode. An example is shown in Figure 15-13 using TACCR 0 and TACCR1.

Figure 15-13. Output Example-Timer in Continuous Mode


## Output Example-Timer in Up/Down Mode

The OUTx signal changes when the timer equals TACCRx in either count direction and when the timer equals TACCR 0 , depending on the output mode. An example is shown in Figure 15-14 using TACCR 0 and TACCR2.

Figure 15-14. Output Example-Timer in Up/Down Mode


## Note: Switching Between Output Modes

When switching between output modes, one of the OUTMODx bits should remain set during the transition, unless switching to mode 0 . Otherwise, output glitching can occur because a NOR gate decodes output mode 0. A safe method for switching between output modes is to use output mode 7 as a transition state:

```
BIS #OUTMOD_7,&TACCTLX ; Set output mode=7
BIC #OUTMODx,&TACCTLx ; Clear unwanted bits
```


### 15.2.6 Timer_A Interrupts

Two interrupt vectors are associated with the 16-bit Timer_A module:

- TACCR 0 interrupt vector for TACCR 0 CCIF G
$\square$ TAIV interrupt vector for all other CCIFG flags and TAIF G
In capture mode any CCIFG flag is set when a timer value is captured in the associated TACCRx register. In compare mode, any CCIFG flag is set if TAR counts to the associated TACCRx value. Software may also set or clear any CCIFG flag. All CCIFG flags request an interrupt when their corresponding CCIE bit and the GIE bit are set.


## TACCR 0 Interrupt

The TACCR 0 CCIFG flag has the highest Timer_A interrupt priority and has a dedicated interrupt vector as shown in Figure 15-15. The TACCR 0 CCIFG flag is automatically reset when the TACCR 0 interrupt request is serviced.

Figure 15-15. Capture/Compare TACCR 0 Interrupt Flag


## TAIV, Interrupt Vector Generator

The TACCR 1 CCIFG, TACCR 2 CCIFG, and TAIFG flags are prioritized and combined to source a single interrupt vector. The interrupt vector register TAIV is used to determine which flag requested an interrupt.

The highest priority enabled interrupt generates a number in the TAIV register (see register description). This number can be evaluated or added to the program counter to automatically enter the appropriate software routine. Disabled Timer_A interrupts do not affect the TAIV value.

Any access, read or write, of the TAIV register automatically resets the highest pending interrupt flag. If another interrupt flag is set, another interrupt is immediately generated after servicing the initial interrupt. For example, if the TACCR 1 and TACCR 2 CCIFG flags are set when the interrupt service routine accesses the TAIV register, TACCR 1 CCIFG is reset automatically. After the RETI instruction of the interrupt service routine is executed, the TACCR2 CCIFG flag generates another interrupt.

## TAIV Software Example

The following software example shows the recommended use of TAIV and the handling overhead. The TAIV value is added to the PC to automatically jump to the appropriate routine.

The numbers at the right margin show the necessary CPU cycles for each instruction. The software overhead for different interrupt sources includes interrupt latency and return-from-interrupt cycles, but not the task handling itself. The latencies are:
Capture/compare block TACCR0 11 cycles
Capture/compare blocks TACCR1, TACCR2 16 cycles $\square$ Timer overflow TAIFG 14 cycles

```
; Interrupt handler for TACCRO CCIFG. Cycles
CCIFG_O_HND
; ... ; Start of handler Interrupt Iatency 6
    RETI 5
; Interrupt handler for TAIFG, TACCR1 and TACCR2 CCIFG.
TA_HND ... ; Interrupt latency 6
    ADD &TAIV,PC ; Add offset to Jump table 3
    RETI ; Vector 0: No interrupt 5
    JMP CCIFG_1_HND ; Vector 2: TACCR1 2
    JMP CCIFG_2_HND ; Vector 4: TACCR2 2
    RETI ; Vector 6: Reserved 5
    RETI ; Vector 8: Reserved 5
TAIFG_HND ; Vector 10: TAIFG Flag
    ; Task starts here
    RETI
CCIFG_2_HND ; Vector 4: TACCR2
    Task starts here
    RETI ; Back to main program 5
CCIFG1 HND ; Vector 2: TACCR1
    Task starts here
    RETI ; Back to main program5
```


### 15.3 Timer_A Registers

The Timer_A registers are listed in Table 15-3 and Table 15-4.
Table 15-3.Timer_A3 Registers

| Register | Short Form | Register Type | Address | Initial State |
| :---: | :---: | :---: | :---: | :---: |
| Timer A control Timer0_A3 Control | TACTL/ TAOCTL | Read/write | 0160h | Reset with POR |
| Timer_A counter Timer0_A3 counter | TAR/ | Read/write | 0170h | Reset with POR |
| Timer_A capture/compare control 0 Timer0_A3 capture/compare control 0 | TACCTLO/ TAOCCTL | Read/write | 0162h | Reset with POR |
| Timer_A capture/compare 0 Timer0̄_A3 capture/compare 0 | $\begin{aligned} & \text { TACCR 0/ } \\ & \text { TAOCCRO } \end{aligned}$ | Read/write | 0172h | Reset with POR |
| Timer_A capture/compare control 1 Timerō_A3 capture/compare control 1 | TACCTL1/ <br> TA0CCTL1 | Read/write | 0164h | Reset with POR |
| Timer_A capture/compare 1 Timer0̄_A3 capture/compare 1 | TACCR1/ <br> TA0CCR1 | Read/write | 0174h | Reset with POR |
| Timer_A capture/compare control 2 Timer0̄_A3 capture/compare control 2 | TACCTL $2 /$ <br> TAOCCTL2 | Read/write | 0166h | Reset with POR |
| Timer_A capture/compare 2 Timer0_A3 capture/compare 2 | TACCR $2 /$ <br> TAOCCR2 | Read/write | 0176h | Reset with POR |
| Timer_A interrupt vector Timer0_A3 interrupt vector | TAIV/ TAOIV | Read only | 012Eh | Reset with POR |

Table 15-4.Timer1_A5 Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| Timer1_A5 control | TA1CTL | Read/write | 0180 h | Reset with POR |
| Timer1_A5 counter | TA1R | Read/write | 0190 h | Reset with POR |
| Timer1_A5 capture/compare control 0 | TA1CCTL0 | Read/write | 0182 h | Reset with POR |
| Timer1_A5 capture/compare 0 | TA1CCR0 | Read/write | 0192 h | Reset with POR |
| Timer1_A5 capture/compare control 1 | TA1CCTL1 | Read/write | 0184 h | Reset with POR |
| Timer1_A5 capture/compare 1 | TA1CCR1 | Read/write | 0194 h | Reset with POR |
| Timer1_A5 capture/compare control 2 | TA1CCTL2 | Read/write | 0186 h | Reset with POR |
| Timer1_A5 capture/compare 2 | TA1CCR2 | Read/write | 0196 h | Reset with POR |
| Timer1_A5 capture/compare control 3 | TA1CCTL3 | Read/write | 0188 h | Reset with POR |
| Timer1_A5 capture/compare 3 | TA1CCR3 | Read/write | 0198 h | Reset with POR |
| Timer1_A5 capture/compare control 4 | TA1CCTL4 | Read/write | 018 hh | Reset with POR |
| Timer1_A5 capture/compare 4 | TA1CCR4 | Read/write | $019 A h$ | Reset with POR |
| Timer1_A5 interrupt Vector | TA1IV | Read only | $011 E h$ | Reset with POR |

## TACTL, Timer_A Control Register



TAR, Timer_A Register

| TARx |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TARx |  |  |  |  |  |  |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| TARX | Bits $15-0$ | _A re | The T | gister | count | er_A. |  |

TACCRx, Timer_A Capture/Compare Register x


TACCRX Bits Timer_A capture/compare register.
15-0 Compare mode: TACCRx holds the data for the comparison to the timer value in the Timer_A Register, TAR.
Capture mode: The Timer_A Register, TAR, is copied into the TACCRx register when a capture is performed.

TACCTLx, Capture/C ompare Control Register


| CCIE | Bit 4 | Capture/compare interrupt enable. This bit enables the interrupt request of the corresponding CCIF G flag. <br> 0 Interrupt disabled <br> 1 Interrupt enabled |
| :---: | :---: | :---: |
| CCl | Bit 3 | Capture/compare input. The selected input signal can be read by this bit. |
| OUT | Bit 2 | Output. For output mode 0 , this bit directly controls the state of the output. <br> 0 Output low <br> 1 Output high |
| COV | Bit 1 | Capture overflow. This bit indicates a capture overflow occurred. COV must be reset with software. <br> 0 No capture overflow occurred <br> 1 Capture overflow occurred |
| CCIFG | Bit 0 | Capture/compare interrupt flag <br> 0 No interrupt pending <br> 1 Interrupt pending |

TAIV, Timer_A Interrupt Vector Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | r0 | r0 | r0 | r0 | r0 | r0 | r0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 |  | TAIVx |  | 0 |
| r0 | r0 | r0 | r0 | r-(0) | r-(0) | r-(0) | r0 |

$\begin{array}{lll}\text { TAIVx } & \text { Bits } \\ 15-0\end{array} \quad$ Timer_A interrupt vector value

| TAIV Contents | Interrupt Source | Interrupt Flag | Interrupt <br> Priority |
| :---: | :--- | :--- | :---: |
| 00 h | No interrupt pending | - |  |
| 02 h | Capture/compare 1 | TACCR1 CCIFG | Highest |
| 04 h | Capture/compare 2 | TACCR2 CCIFG |  |
| 06 h | Capture/compare 3 ${ }^{\dagger}$ | TACCR3 CCIFG |  |
| 08 h | Capture/compare 4 ${ }^{\dagger}$ | TACCR4 CCIFG |  |
| 0Ah | Timer overflow | TAIFG |  |
| OCh | Reserved | - |  |
| 0Eh | Reserved | - | Lowest |
| Timeri_A5 only |  |  |  |

## Chapter 16

## Timer B

Timer_B is a 16 -bit timer/counter with multiple capture/compare registers. This chapter describes the operation of the Timer_B of the MSP430x4xx device family.

## Topic <br> Page

16.1 Timer_B Introduction ..... 16-2
16.2 Timer_B Operation ..... 16-4
16.3 Timer B Registers ..... 16-20

### 16.1 Timer_B Introduction

Timer_B is a 16-bit timer/counter with three or seven capture/compare registers. Timer_B can support multiple capture/compares, PWM outputs, and interval timing. Timer_B also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Timer_B features include :
$\square$ Asynchronous 16-bit timer/counter with four operating modes and four selectable lengths
$\square$ Selectable and configurable clock source
$\square$ Three or seven configurable capture/compare registers
$\square$ Configurable outputs with PWM capability
$\square$ Double-buffered compare latches with synchronized loading
$\square$ Interrupt vector register for fast decoding of all Timer_B interrupts
The block diagram of Timer_B is shown in Figure 16-1.

## Note: Use of the Word Count

Count is used throughout this chapter. It means the counter must be in the process of counting for the action to take place. If a particular value is directly written to the counter, then an associated action does not take place.

### 16.1.1 Similarities and Differences From Timer_A

Timer_B is identical to Timer_A with the following exceptions:
$\square$ The length of Timer_B is programmable to be $8,10,12$, or 16 bits.
$\square$ Timer_B TBCCRx registers are double-buffered and can be grouped.
$\square$ All Timer_B outputs can be put into a high-impedance state.
$\square$ The SCCI bit function is not implemented in Timer_B.

Figure 16-1. Timer_B Block Diagram


### 16.2 Timer_B Operation

The Timer_B module is configured with user software. The setup and operation of Timer_B is discussed in the following sections.

### 16.2.1 16-B it Timer Counter

The 16 -bit timer/counter register, TBR, increments or decrements (depending on mode of operation) with each rising edge of the clock signal. TBR can be read or written with software. Additionally, the timer can generate an interrupt when it overflows.

TBR may be cleared by setting the TBCLR bit. Setting TBCLR also clears the clock divider and count direction for up/down mode.

## Note: Modifying Timer_B Registers

It is recommended to stop the timer before modifying its operation (with exception of the interrupt enable, interrupt flag, and TBCLR) to avoid errant operating conditions.
When the timer clock is asynchronous to the CPU clock, any read from TBR should occur while the timer is not operating, or the results may be unpredictable. Alternatively, the timer may be read multiple times while operating, and a majority vote taken in software to determine the correct reading. Any write to TBR takes effect immediately.

## TBR Length

Timer_B is configurable to operate as an $8-, 10-12$-, or 16 -bit timer with the CNTLx bits. The maximum count value, $\mathrm{TBR}_{(\text {max })}$, for the selectable lengths is OFFh, O3FFh, OFFFh, and OFFFFh, respectively. Data written to the TBR register in $8-10$-, and 12 -bit modes is right-justified with leading zeros.

## Clock Source Select and Divider

The timer clock can be sourced from ACLK, SMCLK, or externally via TBCLK or INCLK. The clock source is selected with the TBSSELx bits. The selected clock source may be passed directly to the timer or divided by 2,4 , or 8 using the IDx bits. The clock divider is reset when TBCLR is set.

### 16.2.2 Starting the Timer

The timer may be started or restarted in the following ways:
$\square$ The timer counts when MCx>0 and the clock source is active.
$\square$ When the timer mode is either up or up/down, the timer may be stopped by loading 0 to TBCLO. The timer may then be restarted by loading a nonzero value to TBCLO. In this scenario, the timer starts incrementing in the up direction from zero.

### 16.2.3 Timer Mode Control

The timer has four modes of operation as described in Table 16-1: stop, up, continuous, and up/down. The operating mode is selected with the MCx bits.

Table 16-1.Timer Modes

| MCx | Mode | Description |
| :---: | :--- | :--- |
| 00 | Stop | The timer is halted. |
| 01 | Up | The timer repeatedly counts from zero to the value of <br> compare register TBCLO. |
| 10 | Continuous | The timer repeatedly counts from zero to the value <br> selected by the CNTLx bits. |
| 11 | Up/down | The timer repeatedly counts from zero up to the value of <br> TBCL0 and then back down to zero. |

## Up Mode

The up mode is used if the timer period must be different from TBR ${ }_{(\max )}$ counts. The timer repeatedly counts up to the value of compare latch TBCLO, which defines the period, as shown in Figure 16-2. The number of timer counts in the period is TBCL0+1. When the timer value equals TBCL0 the timer restarts counting from zero. If up mode is selected when the timer value is greater than TBCLO, the timer immediately restarts counting from zero.

Figure 16-2. Up Mode


The TBCCRO CCIFG interrupt flag is set when the timer counts to the TBCLO value. The TBIFG interrupt flag is set when the timer counts from TBCLO to zero. Figure 15-3 shows the flag set cycle.

Figure 16-3. Up Mode Flag Setting


## Changing the Period Register TBCLO

When changing TBCLO while the timer is running and when the TBCLO load event is immediate, CLLDO $=00$, if the new period is greater than or equal to the old period, or greater than the current count value, the timer counts up to the new period. If the new period is less than the current count value, the timer rolls to zero. However, one additional count may occur before the counter rolls to zero.

## Continuous Mode

In continuous mode the timer repeatedly counts up to $\operatorname{TBR}_{(\max )}$ and restarts from zero as shown in Figure 16-4. The compare latch TBCL0 works the same way as the other capture/compare registers.

Figure 16-4. Continuous Mode


The TBIFG interrupt flag is set when the timer counts from TBR $_{(\max )}$ to zero. Figure 16-5 shows the flag set cycle.

Figure 16-5. Continuous Mode Flag Setting


## Use of the Continuous Mode

The continuous mode can be used to generate independent time intervals and output frequencies. Each time an interval is completed, an interrupt is generated. The next time interval is added to the TBCLx latch in the interrupt service routine. Figure $16-6$ shows two separate time intervals $t_{0}$ and $t_{1}$ being added to the capture/compare registers. The time interval is controlled by hardware, not software, without impact from interrupt latency. Up to three (Timer_B3) or 7 (Timer_B7) independent time intervals or output frequencies can be generated using capture/compare registers.

Figure 16-6. Continuous Mode Time Intervals


Time intervals can be produced with other modes as well, where TBCLO is used as the period register. Their handling is more complex since the sum of the old TBCLX data and the new period can be higher than the TBCLO value. When the sum of the previous TBCLx value plus $t_{x}$ is greater than the TBCLO data, TBCLO +1 must be subtracted to obtain the correct time interval.

## Up/Down Mode

The up/down mode is used if the timer period must be different from $\operatorname{TBR}_{\text {(max) }}$ counts, and if a symmetrical pulse generation is needed. The timer repeatedly counts up to the value of compare latch TBCLO, and back down to zero, as shown in Figure 16-7. The period is twice the value in TBCLO.

## Note: TBCLO >TBR(max)

If TBCLO $>\operatorname{TBR}_{(\max )}$, the counter operates as if it were configured for continuous mode. It does not count down from TBR (max) to zero.

Figure 16-7. Up/Down Mode


The count direction is latched. This allows the timer to be stopped and then restarted in the same direction it was counting before it was stopped. If this is not desired, the TBCLR bit must be used to clear the direction. The TBCLR bit also clears the TBR value and the clock divider.

In up/down mode, the TBCCRO CCIFG interrupt flag and the TBIFG interrupt flag are set only once during the period, separated by $1 / 2$ the timer period. The TBCCRO CCIFG interrupt flag is set when the timer counts from TBCLO-1 to TBCLO, and TBIFG is set when the timer completes counting down from 0001h to 0000 h . Figure $16-8$ shows the flag set cycle.

Figure 16-8. Up/Down Mode Flag Setting


## Changing the Value of Period Register TBCLO

When changing TBCLO while the timer is running and counting in the down direction, and when the TBCLO load event is immediate, the timer continues its descent until it reaches zero. The value in TBCCRO is latched into TBCLO immediately; however, the new period takes effect after the counter counts down to zero.

If the timer is counting in the up direction when the new period is latched into TBCLO, and the new period is greater than or equal to the old period, or greater than the current count value, the timer counts up to the new period before counting down. When the timer is counting in the up direction, and the new period is less than the current count value when TBCLO is loaded, the timer begins counting down. However, one additional count may occur before the counter begins counting down.

## Use of the Up/Down Mode

The up/down mode supports applications that require dead times between output signals (see section Timer_B Output Unit). For example, to avoid overload conditions, two outputs driving an H -bridge must never be in a high state simultaneously. In the example shown in Figure 16-9 the $t_{\text {dead }}$ is:
$\mathrm{t}_{\text {dead }}=\mathrm{t}_{\text {timer }} \times(\mathrm{TBCL1}-\mathrm{TBCL} 3)$
With: $\quad t_{\text {dead }} \quad$ Time during which both outputs need to be inactive
$t_{\text {timer }}$ Cycle time of the timer clock
TBCLX Content of compare latch x
The ability to simultaneously load grouped compare latches assures the dead times.

Figure 16-9. Output Unit in Up/Down Mode


### 16.2.4 Capture/Compare B locks

Three or seven identical capture/compare blocks, TBCCRx, are present in Timer_B. Any of the blocks may be used to capture the timer data or to generate time intervals.

## Capture Mode

The capture mode is selected when CAP $=1$. Capture mode is used to record time events. It can be used for speed computations or time measurements. The capture inputs CCIxA and CCIxB are connected to external pins or internal signals and are selected with the CCISx bits. The CMx bits select the capture edge of the input signal as rising, falling, or both. A capture occurs on the selected edge of the input signal. If a capture is performed:

- The timer value is copied into the TBCCRx register
- The interrupt flag CCIFG is set

The input signal level can be read at any time via the CCI bit. MSP430x4xx family devices may have different signals connected to CCIXA and CCIxB. Refer to the device-specific data sheet for the connections of these signals.

The capture signal can be asynchronous to the timer clock and cause a race condition. Setting the SCS bit synchronizes the capture with the next timer clock. Setting the SCS bit to synchronize the capture signal with the timer clock is recommended. This is illustrated in Figure 16-10.

Figure 16-10. Capture Signal $(S C S=1)$


Overflow logic is provided in each capture/compare register to indicate if a second capture was performed before the value from the first capture was read. Bit COV is set when this occurs as shown in Figure 16-11. COV must be reset with software.

Figure 16-11.Capture Cycle


## Capture Initiated by Software

Captures can be initiated by software. The CMx bits can be set for capture on both edges. Software then sets bit CCIS1 = 1 and toggles bit CCIS0 to switch the capture signal between $\mathrm{V}_{\mathrm{CC}}$ and GND, initiating a capture each time CCISO changes state:

```
MOV #CAP+SCS+CCIS1+CM_3, &TBCCTLx; Setup TBCCTLx
XOR #CCISO,&TBCCTLX ; TBCCTLX = TBR
```


## Compare Mode

The compare mode is selected when $C A P=0$. Compare mode is used to generate PWM output signals or interrupts at specific time intervals. When TBR counts to the value in a TBCLx:

- Interrupt flag CCIFG is set
- Internal signal EQUx $=1$
- EQUx affects the output according to the output mode


## Compare Latch TBCLx

The TBCCRx compare latch, TBCLx, holds the data for the comparison to the timer value in compare mode. TBCLX is buffered by TBCCRx. The buffered compare latch gives the user control over when a compare period updates. The user cannot directly access TBCLx. Compare data is written to each TBCCRx and automatically transferred to TBCLx. The timing of the transfer from TBCCRx to TBCLx is user-selectable with the CLLDx bits as described in Table 16-2.

Table 16-2.TBCLx Load Events

| CLLDx | Description |
| :---: | :--- |
| 00 | New data is transferred from TBCCRx to TBCLx immediately when <br>  <br> TBCCRx is written to. |
| 01 | New data is transferred from TBCCRx to TBCLx when TBR counts to 0 |
| 10 | New data is transferred from TBCCRx to TBCLx when TBR counts to 0 <br> for up and continuous modes. New data is transferred to from TBCCRx <br> to TBCLx when TBR counts to the old TBCLO value or to 0 for up/down <br> mode |
| 11 | New data is transferred from TBCCR $x$ to TBCLx when TBR counts to <br> the old TBCLx value. |

## Grouping Compare Latches

Multiple compare latches may be grouped together for simultaneous updates with the TBCLGRPx bits. When using groups, the CLLDx bits of the lowest numbered TBCCRx in the group determine the load event for each compare latch of the group, except when TBCLGRP = 3, as shown in Table 16-3. The CLLDx bits of the controlling TBCCRx must not be set to zero. When the CLLDx bits of the controlling TBCCRx are set to zero, all compare latches update immediately when their corresponding TBCCRx is written; no compare latches are grouped.

Two conditions must exist for the compare latches to be loaded when grouped. First, all TBCCRx registers of the group must be updated, even when new TBCCRx data equals old TBCCRx data. Second, the load event must occur.

Table 16-3.Compare Latch Operating Modes

| TBCLGRPx | Grouping | Update Control |
| :---: | :---: | :---: |
| 00 | None | Individual |
| 01 | TBCL1+TBCL2 | TBCCR1 |
|  | TBCL3+TBCL4 | TBCCR3 |
| 10 | TBCL5+TBCL6 | TBCCR5 |
|  | TBCL1+TBCL2+TBCL3 | TBCCR1 |
| 11 | TBCL4+TBCL5+TBCL6 | TBCCR4 |
|  | TBCL0+TBCL1+TBCL2+ | TBCCR1 |

### 16.2.5 Output Unit

Each capture/compare block contains an output unit. The output unit is used to generate output signals such as PWM signals. Each output unit has eight operating modes that generate signals based on the EQUO and EQUx signals. The TBOUTH pin function can be used to put all Timer_B outputs into a high-impedance state. When the TBOUTH pin function is selected for the pin, and when the pin is pulled high, all Timer_B outputs are in a high-impedance state.

## Output Modes

The output modes are defined by the OUTMODx bits and are described in Table 16-4. The OUTx signal is changed with the rising edge of the timer clock for all modes except mode 0 . Output modes $2,3,6$, and 7 are not useful for output unit 0 , because EQUX $=$ EQUO.

Table 16-4.Output Modes

| OUTMODx | Mode | Description |
| :---: | :---: | :---: |
| 000 | Output | The output signal OUTx is defined by the OUTx bit. The OUTx signal updates immediately when OUTx is updated. |
| 001 | Set | The output is set when the timer counts to the TBCLx value. It remains set until a reset of the timer, or until another output mode is selected and affects the output. |
| 010 | Toggle/Reset | The output is toggled when the timer counts to the TBCLx value. It is reset when the timer counts to the TBCLO value. |
| 011 | Set/R eset | The output is set when the timer counts to the TBCLx value. It is reset when the timer counts to the TBCLO value. |
| 100 | Toggle | The output is toggled when the timer counts to the TBCLx value. The output period is double the timer period. |
| 101 | Reset | The output is reset when the timer counts to the TBCLx value. It remains reset until a nother output mode is selected and affects the output. |
| 110 | Toggle/S et | The output is toggled when the timer counts to the TBCLx value. It is set when the timer counts to the TBCLO value. |
| 111 | Reset/S et | The output is reset when the timer counts to the TBCLx value. It is set when the timer counts to the TBCLO value. |

## Output Example- Timer in Up Mode

The OUTx signal is changed when the timer counts up to the TBCLx value, and rolls from TBCLO to zero, depending on the output mode. An example is shown in Figure 16-12 using TBCLO and TBCL1.

Figure 16-12. Output Example-Timer in Up Mode


## Output Example-Timer in Continuous Mode

The OUTx signal is changed when the timer reaches the TBCLX and TBCLO values, depending on the output mode, An example is shown in Figure 16-13 using TBCLO and TBCL1.

Figure 16-13. Output Example-Timer in Continuous Mode


## Output Example - Timer in Up/Down Mode

The OUTx signal changes when the timer equals TBCLX in either count direction and when the timer equals TBCLO, depending on the output mode. An example is shown in Figure $16-14$ using TBCLO and TBCL3.

Figure 16-14. Output Example-Timer in Up/Down Mode


## Note: Switching Between Output Modes

When switching between output modes, one of the OUTMODx bits should remain set during the transition, unless switching to mode 0 . Otherwise, output glitching can occur because a NOR gate decodes output mode 0. A safe method for switching between output modes is to use output mode 7 as a transition state:

| B1 S | \#OUTMOD_7, \&TBCCTLx | Set output mode=7 |
| :---: | :---: | :---: |
| BIC | \#OUTMODx, \&TBCCTLx | Clear unwanted bits |

### 16.2.6 Timer_B Interrupts

Two interrupt vectors are associated with the 16-bit Timer_B module:
$\square$ TBCCRO interrupt vector for TBCCRO CCIFG

- TBIV interrupt vector for all other CCIFG flags and TBIF G

In capture mode, any CCIFG flag is set when a timer value is captured in the associated TBCCRx register. In compare mode, any CCIFG flag is set when TBR counts to the associated TBCLx value. Software may also set or clear any CCIFG flag. All CCIFG flags request an interrupt when their corresponding CCIE bit and the GIE bit are set.

## TBCCRO Interrupt Vector

The TBCCROCCIFG flag has the highest Timer_B interrupt priority and has a dedicated interrupt vector as shown in Figure 16-15. The TBCCR0 CCIFG flag is automatically reset when the TBCCR0 interrupt request is serviced.

Figure 16-15. Capture/Compare TBCCR0 Interrupt Flag


## TB IV, Interrupt Vector Generator

The TBIFG flag and TBCCRxCCIFG flags (excluding TBCCROCCIFG) are prioritized and combined to source a single interrupt vector. The interrupt vector register TBIV is used to determine which flag requested an interrupt.

The highest priority enabled interrupt (excluding TBCCRO CCIFG) generates a number in the TBIV register (see register description). This number can be evaluated or added to the program counter to automatically enter the appropriate software routine. Disabled Timer_B interrupts do not affect the TBIV value.

Any access, read or write, of the TBIV register automatically resets the highest pending interrupt flag. If another interrupt flag is set, another interrupt is immediately generated after servicing the initial interrupt. For example, if the TBCCR1 and TBCCR2 CCIFG flags are set when the interrupt service routine accesses the TBIV register, TBCCR1 CCIFG is reset automatically. After the RETI instruction of the interrupt service routine is executed, the TBCCR2 CCIFG flag generates another interrupt.

## TB IV, Interrupt Handler Examples

The following software example shows the recommended use of TBIV and the handling overhead. The TBIV value is added to the PC to automatically jump to the appropriate routine.

The numbers at the right margin show the necessary CPU clock cycles for each instruction. The software overhead for different interrupt sources includes interrupt latency and return-from-interrupt cycles, but not the task handling itself. The latencies are:

| Capture/compare block CCR0 | 11 cycles |
| :--- | :--- | :--- |
| Capture/compare blocks CCR 1 to CCR6 | 16 cycles |
| Timer overflow TBIFG | 14 cycles |

The following software example shows the recommended use of TBIV for Timer_B3.

```
; Interrupt handler for TBCCRO CCIFG. Cycles
```

CCIFG_O_HND
... ; Start of handler Interrupt Iatency 6
RETI
; Interrupt handler for TBIFG, TBCCR1 and TBCCR2 CCIFG.
TB_HND ... ; Interrupt Iatency 6
ADD \&TBIV,PC ; Add offset to Jump table 3
RETI ; Vector 0 : No interrupt 5
JMP CCIFG_1_HND ; Vector 2: Module $1 \quad 2$
JMP CCIFG_ HND ; Vector 4: Module 2 2
RETI ; Vector 6
RETI ; Vector 8
RETI ; Vector 10
RETI ; Vector 12
TBIFG_HND ; Vector 14: TIMOV FIag
; Task starts here

RETI
; Task starts here
RETI ; Back to main program 5
; The Module 1 handler shows a way to look if any other
; interrupt is pending: 5 cycles have to be spent, but
; 9 cycles may be saved if another interrupt is pending
CCIFG_1_HND ; Vector 6: Module 3
.. ; Task starts here
JMP TB_HND ; Look for pending ints 2

### 16.3 Timer_B Registers

The Timer_B registers are listed in Table 16-5.
Table 16-5.Timer_B Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| Timer_B control | TBCTL | Read/write | 0180 h | Reset with POR |
| Timer_B counter | TBR | Read/write | 0190 h | Reset with POR |
| Timer_B capture/compare control 0 | TBCCTL0 | Read/write | 0182 h | Reset with POR |
| Timer_B capture/compare 0 | TBCCR0 | Read/write | 0192 h | Reset with POR |
| Timer_B capture/compare control 1 | TBCCTL1 | Read/write | $0184 h$ | Reset with POR |
| Timer_B capture/compare 1 | TBCCR1 | Read/write | $0194 h$ | Reset with POR |
| Timer_B capture/compare control 2 | TBCCTL2 | Read/write | $0186 h$ | Reset with POR |
| Timer_B capture/compare 2 | TBCCR2 | Read/write | $0196 h$ | Reset with POR |
| Timer_B capture/compare control 3 | TBCCTL3 | Read/write | 0188 h | Reset with POR |
| Timer_B capture/compare 3 | TBCCR3 | Read/write | 0198 h | Reset with POR |
| Timer_B capture/compare control 4 | TBCCTL4 | Read/write | 018 Ah | Reset with POR |
| Timer_B capture/compare 4 | TBCCR4 | Read/write | 019 Ah | Reset with POR |
| Timer_B capture/compare control 5 | TBCCTL5 | Read/write | $018 C h$ | Reset with POR |
| Timer_B capture/compare 5 | TBCCR5 | Read/write | $019 C h$ | Reset with POR |
| Timer_B capture/compare control 6 | TBCCTL6 | Read/write | 018 Eh | Reset with POR |
| Timer_B capture/compare 6 | TBCCR6 | Read/write | $019 E h$ | Reset with POR |
| Timer_B Interrupt Vector | TBIV | Read only | $011 E h$ | Reset with POR |

## Timer_B Control Register TBCTL



| Unused | Bit 3 | Unused |
| :---: | :---: | :---: |
| TBCLR | Bit 2 | Timer_B clear. Setting this bit resets TBR, the clock divider, and the count direction. The TBCLR bit is automatically reset and is always read as zero. |
| tBie | Bit 1 | Timer_B interrupt enable. This bit enables the TBIFG interrupt request. <br> 0 Īnterrupt disabled <br> 1 Interrupt enabled |
| TBIFG | Bit 0 | Timer_B interrupt flag. <br> $0 \quad \bar{N} o$ interrupt pending <br> 1 Interrupt pending |

## TB R, Timer_B Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TBRX |  |  |  |  |
| $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ |  |
| 7 |  |  |  |  |  |  |  |  |

[^5]
## TBCCRx, Timer_B Capture/Compare Register x

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBCCRx |  |  |  |  |  |  |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TBCCRx |  |  |  |  |  |  |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| TBCCRx | Bits 15-0 | Timer_B capture/compare register <br> Compare mode: Compare data is written to each TBCCRx and automatically transferred to TBCLx. TBCLx holds the data for the comparison to the timer value in the Timer_B Register, TBR. <br> Capture mode: The Timer_B Register, TBR, is copied into the TBCCRx register when a capture is performed. |  |  |  |  |  |

## TBCCTLx, Capture/Compare Control Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMx |  | CCISx |  | SCS | CLLDx |  | CAP |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | OUTMODX |  | CCIE | CCI | OUT | cov | CCIFG |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | $r$ | rw-(0) | rw-(0) | rw-(0) |
| CMx | $\begin{aligned} & \text { Bit } \\ & 15-14 \end{aligned}$ | No ca Capture Captu Capture | rising falling both ris | and fal | ges |  |  |
| CCISx | $\begin{aligned} & \text { Bit } \\ & 13-12 \end{aligned}$ | ure/co the de CCIxA CCIx GND $V_{C C}$ | input pecific | t. The sheet | selec ecific s | TBCC conne | ut sig |
| SCS | Bit 11 | with the timer clock. <br> Asynchronous capture <br> Synchronous capture |  |  |  |  |  |
| CLLDx | $\begin{aligned} & \text { Bit } \\ & \text { 10-9 } \end{aligned}$ | pare la TBCL TBCL TBCL TBCL TBCL | ad. Th ds on w ds whe ds whe | Ts sel TBC coun coun coun coun | comp <br> (up or <br> BCLO <br> BCLx | tch loa <br> nuous <br> 0 (up/d | nt. ) mode) |
| CAP | Bit 8 | Comp Captu | mode |  |  |  |  |
| OUTMODx | $\begin{aligned} & \text { Bits } \\ & 7-5 \end{aligned}$ | ut mod $\mathrm{x}=\mathrm{EQ}$ OUT Set Toggle Set/re Toggle Reset Toggl Reset | des 2, <br> ue | and 7 | ot usef | TBCLO | ause |

CCIE Bit 4 Capture/compare interrupt enable. This bit enables the interrupt request ofthe corresponding CCIF G flag.0 Interrupt disabled1 Interrupt enabled
CCl Bit 3 Capture/compare input. The selected input signal can be read by this bit.
OUT Bit 2 Output. For output mode 0, this bit directly controls the state of the output.0 Output low
1 Output high
COV Bit 1 Capture overflow. This bit indicates a capture overflow occurred. COV mustbe reset with software.
0 No capture overflow occurred1 Capture overflow occurred
CCIFG Bit $0 \quad$ Capture/compare interrupt flag
0 No interrupt pending
1 Interrupt pending

## TB IV, Timer_B Interrupt Vector Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | r0 | r0 | r0 | r0 | r0 | r0 | r0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 |  | TBIVx |  | 0 |
| r0 | r0 | r0 | r0 | r-(0) | r-(0) | r-(0) | r0 |

TBIVx $\quad$ Bits $\quad$ Timer_B interrupt vector value 15-0

| TBIV Contents | Interrupt Source | Interrupt Flag | Interrupt <br> Priority |
| :---: | :--- | :--- | :---: |
| 00 h | No interrupt pending | - |  |
| 02 h | Capture/compare 1 | TBCCR1 CCIFG | Highest |
| 04 h | Capture/compare 2 | TBCCR2 CCIFG |  |
| 06 h | Capture/compare $3^{\dagger}$ | TBCCR3 CCIFG |  |
| 08 h | Capture/compare $4^{\dagger}$ | TBCCR4 CCIFG |  |
| 0 Ah | Capture/compare $5^{\dagger}$ | TBCCR5 CCIFG |  |
| 0Ch | Capture/compare $6^{\dagger}$ | TBCCR6 CCIFG |  |
| 0Eh | Timer overflow | TBIFG | Lowest |
| MSP430x4xx devices only |  |  |  |

## Chapter 17

## USART Peripheral Interface, UART Mode

The universal synchronous/asynchronous receive/transmit (USART) peripheral interface supports two serial modes with one hardware module. This chapter discusses the operation of the asynchronous UART mode. USART0 is implemented on the MSP 430x42x and MSP430x43x devices. In addition to USART0, the MSP430x44x devices implement a second identical USART module, USART1. USART1 is also implemented in MSP 430FG461x devices.
Topic Page
17.1 USART Introduction: UART Mode ..... 17-2
17.2 USART Operation: UART Mode ..... 17-4
17.3 USART Registers: UART Mode ..... 17-21

### 17.1 USART Introduction: UART Mode

In asynchronous mode, the USART connects the MSP430 to an external system via two external pins, URXD and UTXD. UART mode is selected when the SYNC bit is cleared.

UART mode features include:
$\square$ 7- or 8-bit data with odd parity, even parity, or non-parity
$\square$ Independent transmit and receive shift registers
$\square$ Separate transmit and receive buffer registers
$\square$ LSB-first data transmit and receive
$\square$ Built-in idle-line and address-bit communication protocols for multiprocessor systems
$\square$ Receiver start-edge detection for auto-wake up from LPMx modes
$\square$ Programmable baud rate with modulation for fractional baud rate support
$\square$ Status flags for error detection and suppression and address detection
$\square$ Independent interrupt capability for receive and transmit
Figure 17-1 shows the USART when configured for UART mode.

Figure 17-1. USART Block Diagram: UART Mode


* R efer to the device-specific datasheet for SFR locations


### 17.2 USART Operation: UART Mode

In UART mode, the USART transmits and receives characters at a bit rate asynchronous to another device. Timing for each character is based on the selected baud rate of the USART. The transmit and receive functions use the same baud rate frequency.

### 17.2.1 USART Initialization and Reset

The USART is reset by a PUC or by setting the SWRST bit. After a PUC, the SWRST bit is automatically set, keeping the USART in a reset condition. When set, the SWRST bit resets the URXIEx, UTXIEx, URXIFGx, RXWAKE, TXWAKE, RXERR, BRK, PE, OE, and FE bits and sets the UTXIFGx and TXEPT bits. The receive and transmit enable flags, URXEx and UTXEx, are not altered by SWRST. Clearing SWRST releases the USART for operation. See also chapter USART Module, I2C mode for USARTO when reconfiguring from $I^{2} \mathrm{C}$ mode to UART mode.

## Note: Initializing or Reconfiguring the USART Module

The required USART initialization/reconfiguration process is:

1) Set SWRST (BIS.B \#SWRST, \&UxCTL)
2) Initialize all USART registers with SWRST $=1$ (including UxCTL)
3) Enable USART module via the MEx SFRs (URXEx and/or UTXEx)
4) Clear SWRST via software (BIC.B \#SWRST, \&UxCTL)
5) Enable interrupts (optional) via the IEx SFRs (URXIEx and/or UTXIEx)

Failure to follow this process may result in unpredictable USART behavior.

### 17.2.2 Character Format

The UART character format, shown in Figure 17-2, consists of a start bit, seven or eight data bits, an even/odd/no parity bit, an address bit (address-bit mode), and one or two stop bits. The bit period is defined by the selected clock source and setup of the baud rate registers.

Figure 17-2. Character Format


### 17.2.3 Asynchronous Communication Formats

When two devices communicate asynchronously, the idle-line format is used for the protocol. When three or more devices communicate, the USART supports the idle-line and address-bit multiprocessor communication formats.

## Idle-Line Multiprocessor Format

When $M M=0$, the idle-line multiprocessor format is selected. Blocks of data are separated by an idle time on the transmit or receive lines as shown in Figure 17-3. An idle receive line is detected when 10 or more continuous ones (marks) are received after the first stop bit of a character. When two stop bits are used for the idle line the second stop bit is counted as the first mark bit of the idle period.

The first character received after an idle period is an address character. The RXWAKE bit is used as an address tag for each block of characters. In the idle-line multiprocessor format, this bit is set when a received character is an address and is transferred to UXRXBUF.

Figure 17-3. Idle-Line Format


The URXWIE bit is used to control data reception in the idle-line multiprocessor format. When the URXWIE bit is set, all non-address characters are assembled but not transferred into the UxRXBUF, and interrupts are not generated. When an address character is received, the receiver is temporarily activated to transfer the character to UxRXBUF and sets the URXIFGx interrupt flag. Any applicable error flag is also set. The user can then validate the received address.

If an address is received, user software can validate the address and must reset URXWIE to continue receiving data. If URXWIE remains set, only address characters are received. The URXWIE bit is not modified by the USART hardware automatically.

For address transmission in idle-line multiprocessor format, a precise idle period can be generated by the USART to generate address character identifiers on UTXDx. The wake-up temporary (WUT) flag is an internal flag double-buffered with the user-accessible TXWAKE bit. When the transmitter is loaded from UxTXBUF, WUT is also loaded from TXWAKE resetting the TXWAKE bit.

The following procedure sends out an idle frame to indicate an address character follows:

1) Set TXWAKE, then write any character to UxTXBUF. UxTXBUF must be ready for new data (UTXIFGx=1).

The TXWAKE value is shifted to WUT and the contents of UXTXBUF are shifted to the transmit shift register when the shift register is ready for new data. This sets WUT, which suppresses the start, data, and parity bits of a normal transmission, then transmits an idle period of exactly 11 bits. When two stop bits are used for the idle line, the second stop bit is counted as the first mark bit of the idle period. TXWAKE is reset automatically.
2) Write desired address character to UxTXBUF. UxTXBUF must be ready for new data (UTXIFGx=1).

The new character representing the specified address is shifted out following the address-identifying idle period on UTXDx. Writing the first "don't care" character to UxTXBUF is necessary in order to shift the TXWAKE bit to WUT and generate an idle-line condition. This data is discarded and does not appear on UTXDx.

## Address-Bit Multiprocessor Format

When $\mathrm{MM}=1$, the address-bit multiprocessor format is selected. Each processed character contains an extra bit used as an address indicator shown in Figure 17-4. The first character in a block of characters carries a set address bit which indicates that the character is an address. The USART RXWAKE bit is set when a received character is a valid address character and is transferred to UxRXBUF.

The URXWIE bit is used to control data reception in the address-bit multiprocessor format. If URXWIE is set, data characters (address bit $=0$ ) are assembled by the receiver but are not transferred to UxRXBUF and no interrupts are generated. When a character containing a set address bit is received, the receiver is temporarily activated to transfer the character to UxRXBUF and set URXIFGx. All applicable error status flags are also set.

If an address is received, user software must reset URXWIE to continue receiving data. If URXWIE remains set, only address characters (address bit $=1$ ) are received. The URXWIE bit is not modified by the USART hardware automatically.

Figure 17-4. Address-Bit Multiprocessor Format


For address transmission in address-bit multiprocessor mode, the address bit of a character can be controlled by writing to the TXWAKE bit. The value of the TXWAKE bit is loaded into the address bit of the character transferred from UxTXBUF to the transmit shift register, automatically clearing the TXWAKE bit. TXWAKE must not be cleared by software. It is cleared by USART hardware after it is transferred to WUT or by setting SWRST.

## Automatic Error Detection

Glitch suppression prevents the USART from being accidentally started. Any low-level on URXDx shorter than the deglitch time $\mathrm{t}_{\tau}$ (approximately 300 ns ) is ignored. See the device-specific data sheet for parameters.

When a low period on URXDx exceeds $\mathrm{t}_{\tau}$ a majority vote is taken for the start bit. If the majority vote fails to detect a valid start bit the USART halts character reception and waits for the next low period on URXDx. The majority vote is also used for each bit in a character to prevent bit errors.

The USART module automatically detects framing errors, parity errors, overrun errors, and break conditions when receiving characters. The bits FE, $P E, O E$, and $B R K$ are set when their respective condition is detected. When any of these error flags are set, RXERR is also set. The error conditions are described in Table 17-1.

Table 17-1.Receive Error Conditions

| Error Condition | Description |
| :---: | :--- |
| Framing error | A framing error occurs when a low stop bit is detected. <br> When two stop bits are used, only the first stop bit is <br> checked for framing error. When a framing error is <br> detected, the FE bit is set. |
| A parity error is a mismatch between the number of 1s in |  |
| a character and the value of the parity bit. When an |  |
| address bit is included in the character, it is included in |  |
| the parity calculation. When a parity error is detected, the |  |
| PE bit is set. |  |

When URXEIE $=0$ and a framing error, parity error, or break condition is detected, no character is received into UxRXBUF. When URXEIE = 1, characters are received into $U x R X B U F$ and any applicable error bit is set.

When any of the $F E, P E, O E, B R K$, or RXERR bits are set, the bit remains set until user software resets it or $U \times R X B U F$ is read.

### 17.2.4 USART Receive Enable

The receive enable bit, URXEx, enables or disables data reception on URXDx as shown in Figure 17-5. Disabling the USART receiver stops the receive operation following completion of any character currently being received or immediately if no receive operation is active. The receive-data buffer, UxRXBUF, contains the character moved from the RX shift register after the character is received.

Figure 17-5. State Diagram of Receiver E nable


Note: Re-Enabling the Receiver (Setting URXEx): UART Mode
When the receiver is disabled (URXEx $=0$ ), re-enabling the receiver (URXEX=1) is asynchronous to any data stream that may be present on URXDx at the time. Synchronization can be performed by testing for an idle line condition before receiving a valid character (see URXWIE).

### 17.2.5 USART Transmit Enable

When UTXEx is set, the UART transmitter is enabled. Transmission is initiated by writing data to UxTXBUF. The data is then moved to the transmit shift register on the next BITCLK after the TX shift register is empty, and transmission begins. This process is shown in Figure 17-6.

When the UTXEx bit is reset the transmitter is stopped. Any data moved to UxTXBUF and any active transmission of data currently in the transmit shift register prior to clearing UTXEx continue until all data transmission is completed.

Figure 17-6. State Diagram of Transmitter E nable


UTXEX $=0$ And Last Buffer Entry Is Transmitted

When the transmitter is enabled (UTXEx = 1), data should not be written to UXTXBUF unless it is ready for new data indicated by UTXIFG $x=1$. Violation can result in an erroneous transmission if data in UxTXBUF is modified as it is being moved into the TX shift register.

It is recommended that the transmitter be disabled (UTXEX $=0$ ) only after any active transmission is complete. This is indicated by a set transmitter empty bit (TXEPT = 1). Any data written to UXTXBUF while the transmitter is disabled are held in the buffer but are not moved to the transmit shift register or transmitted. Once UTXEx is set, the data in the transmit buffer is immediately loaded into the transmit shift register and character transmission resumes.

### 17.2.6 USART Baud Rate Generation

The USART baud rate generator is capable of producing standard baud rates from non-standard source frequencies. The baud rate generator uses one prescaler/divider and a modulator as shown in Figure 17-7. This combination supports fractional divisors for baud rate generation. The maximum USART baud rate is one-third the UART source clock frequency BRCLK.

Figure 17-7. MSP430 Baud Rate Generator


Timing for each bit is shown in Figure 17-8. For each bit received, a majority vote is taken to determine the bit value. These samples occur at the $\mathrm{N} / 2-1$, $\mathrm{N} / 2$, and $\mathrm{N} / 2+1$ BRCLK periods, where N is the number of BRCLKs per BITCLK.

Figure 17-8. BITCLK Baud Rate Timing


## Baud Rate Bit Timing

The first stage of the baud rate generator is the 16 -bit counter and comparator. At the beginning of each bit transmitted or received, the counter is loaded with $\operatorname{INT}(\mathrm{N} / 2)$ where N is the value stored in the combination of UxBR 0 and UxBR 1. The counter reloads INT(N/2) for each bit period half-cycle, giving a total bit period of N BRCLKs. For a given BRCLK clock source, the baud rate used determines the required division factor N :

$$
N=\frac{B R C L K}{\text { baud rate }}
$$

The division factor N is often a non-integer value of which the integer portion can be realized by the prescaler/divider. The second stage of the baud rate generator, the modulator, is used to meet the fractional part as closely as possible. The factor N is then defined as:

$$
N=U x B R+\frac{1}{n} \sum_{i=0}^{n-1} m_{i}
$$

Where:
N: Target division factor
UxBR: 16-bit representation of registers UxBR 0 and UxBR 1
i: Bit position in the character
n : Total number of bits in the character
$\mathrm{m}_{\mathrm{i}}$ : $\quad$ Data of each corresponding modulation bit (1 or 0 )

$$
\text { Baud rate }=\frac{B R C L K}{N}=\frac{B R C L K}{U x B R+\frac{1}{n} \sum_{i=0}^{n-1} m_{i}}
$$

The BITCLK can be adjusted from bit to bit with the modulator to meet timing requirements when a non-integer divisor is needed. Timing of each bit is expanded by one BRCLK clock cycle if the modulator bit $m_{i}$ is set. Each time a bit is received or transmitted, the next bit in the modulation control register determines the timing for that bit. A set modulation bit increases the division factor by one while a cleared modulation bit maintains the division factor given by UxBR.

The timing for the start bit is determined by UxBR plus mo, the next bit is determined by UxBR plus m1, and so on. The modulation sequence begins with the LSB. When the character is greater than 8 bits, the modulation sequence restarts with m 0 and continues until all bits are processed.

## Determining the Modulation Value

Determining the modulation value is an interactive process. Using the timing error formula provided, beginning with the start bit, the individual bit errors are calculated with the corresponding modulator bit set and cleared. The modulation bit setting with the lower error is selected and the next bit error is calculated. This process is continued until all bit errors are minimized. When a character contains more than 8 bits, the modulation bits repeat For example, the ninth bit of a character uses modulation bit 0 .

## Transmit B it Timing

The timing for each character is the sum of the individual bit timings. By modulating each bit, the cumulative bit error is reduced. The individual bit error can be calculated by:

$$
\operatorname{Error}[\%]=\left\{\frac{\text { baud rate }}{\text { BRCLK }} \times\left[(j+1) \times U x B R+\sum_{i=0}^{j} m_{i}\right]-(j+1)\right\} \times 100 \%
$$

With:
baud rate: Desired baud rate
BRCLK: Input frequency - UCLKI, ACLK, or SMCLK
$\mathrm{j}: \quad$ Bit position - 0 for the start bit, 1 for data bit D0, and so on
UxBR: Division factor in registers UxBR1 and UxBRO
For example, the transmit errors for the following conditions are calculated:

| Baud rate $=$ | 2400 |
| :--- | :--- |
| BRCLK $=$ | $32,768 \mathrm{~Hz}($ ACLK $)$ |

BRCLK = $\quad 32,768 \mathrm{~Hz}$ (ACLK)
UxBR $=\quad 13$, since the ideal division factor is 13.65
UxMCTL $=\quad 6 \mathrm{Bh}: \mathrm{m} 7=0, \mathrm{~m} 6=1, \mathrm{~m} 5=1, \mathrm{~m} 4=0, \mathrm{~m} 3=1, \mathrm{~m} 2=0$, $\mathrm{ml}=1$, and $\mathrm{m} 0=1$. The LSB of XxMCTL is used first.

$$
\begin{aligned}
& \text { Start bit Error }[\%]=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times((0+1) \times U \times B R+1)-1\right) \times 100 \%=2.54 \% \\
& \text { Data bit D0 Error }[\%]=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times((1+1) \times U \times B R+2)-2\right) \times 100 \%=5.08 \% \\
& \text { Data bit D1 Error }[\%]=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times((2+1) \times U \times B R+2)-3\right) \times 100 \%=0.29 \% \\
& \text { Data bit D2 Error [\%] }=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times((3+1) \times U \times B R+3)-4\right) \times 100 \%=2.83 \% \\
& \text { Data bit D3 Error [\%] }=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times((4+1) \times U \times B R+3)-5\right) \times 100 \%=-1.95 \% \\
& \text { Data bit D4 Error }[\%]=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times((5+1) \times U \times B R+4)-6\right) \times 100 \%=0.59 \% \\
& \text { Data bit D5 Error [\%] }=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times((6+1) \times U \times B R+5)-7\right) \times 100 \%=3.13 \% \\
& \text { Data bit D6 Error }[\%]=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times((7+1) \times U \times B R+5)-8\right) \times 100 \%=-1.66 \% \\
& \text { Data bit D7 Error }[\%]=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times((8+1) \times U \times B R+6)-9\right) \times 100 \%=0.88 \% \\
& \text { Parity bit Error }[\%]=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times((9+1) \times U \times B R+7)-10\right) \times 100 \%=3.42 \% \\
& \text { Stop bit } 1 \text { Error }[\%]=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times((10+1) \times U \times B R+7)-11\right) \times 100 \%=-1.37 \%
\end{aligned}
$$

The results show the maximum per-bit error to be $5.08 \%$ of a BITCLK period.

## Receive Bit Timing

Receive timing is subject to two error sources. The first is the bit-to-bit timing error. The second is the error between a start edge occurring and the start edge being accepted by the USART. Figure 17-9 shows the asynchronous timing errors between data on the URXDx pin and the internal baud-rate clock.

Figure 17-9. Receive Error


The ideal start bit timing $t_{\text {ideal( }(0)}$ is half the baud-rate timing $t_{\text {baudrate }}$, because the bit is tested in the middle of its period. The ideal baud-rate timing $\mathrm{t}_{\text {ideal(i) }}$ for the remaining character bits is the baud rate timing tbaudrate. The individual bit errors can be calculated by:

Error [\%] $=\left\{\frac{\text { baud rate }}{B R C L K} \times\left\{2 \times\left[m 0+\operatorname{int}\left(\frac{U \times B R}{2}\right)\right]+\left(i \times U \times B R+\sum_{i=1}^{j} m_{i}\right)\right\}-1-j\right) \times 100 \%$
Where:

## baud rate is the required baud rate

BRCLK is the input frequency-selected for UCLK, ACLK, or SMCLK
$j=0$ for the start bit, 1 for data bit D0, and so on
$U \times B R$ is the division factor in registers $U \times B R 1$ and $U \times B R 0$

For example, the receive errors for the following conditions are calculated:

$$
\begin{aligned}
& \text { Baud rate }=2400 \\
& \text { BRCLK }=\text { 32,768 Hz (ACLK) } \\
& \mathrm{UxBR}= \\
& \mathrm{UxMCTL}=\begin{array}{l}
13, \text { since the ideal division factor is } 13.65 \\
6 \mathrm{~B}: \mathrm{m} 7=0, \mathrm{~m} 6=1, \mathrm{~m} 5=1, \mathrm{~m} 4=0, \mathrm{~m} 3=1, \mathrm{~m} 2=0, \mathrm{~m} 1=1 \text { and } \\
\mathrm{m0}=1 \text { The } \mathrm{LSB} \text { of } \mathrm{UxMCTL} \text { is used first. }
\end{array} .
\end{aligned}
$$

Start bit Error $[\%]=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times[2 \times(1+6)+(0 \times U \times B R+0)]-1-0\right) \times 100 \%=2.54 \%$
Data bit D0 Error [\%] $=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times[2 \times(1+6)+(1 \times U \times B R+1)]-1-1\right) \times 100 \%=5.08 \%$
Data bit D1 Error [\%] $=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times[2 \times(1+6)+(2 \times U \times B R+1)]-1-2\right) \times 100 \%=0.29 \%$
Data bit D2 Error [\%] $=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times[2 \times(1+6)+(3 \times U \times B R+2)]-1-3\right) \times 100 \%=2.83 \%$
Data bit D3 Error $[\%]=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times[2 \times(1+6)+(4 \times U \times B R+2)]-1-4\right) \times 100 \%=-1.95 \%$
Data bit D4 Error $[\%]=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times[2 \times(1+6)+(5 \times U \times B R+3)]-1-5\right) \times 100 \%=0.59 \%$
Data bit D5 Error [\%] $=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times[2 \times(1+6)+(6 \times U \times B R+4)]-1-6\right) \times 100 \%=3.13 \%$
Data bit D6 Error [\%] $=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times[2 x(1+6)+(7 \times U \times B R+4)]-1-7\right) \times 100 \%=-1.66 \%$
Data bit D7 Error $[\%]=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times[2 \times(1+6)+(8 \times U \times B R+5)]-1-8\right) \times 100 \%=0.88 \%$
Parity bit Error $[\%]=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times[2 \times(1+6)+(9 \times U \times B R+6)]-1-9\right) \times 100 \%=3.42 \%$
Stop bit 1 Error $[\%]=\left(\frac{\text { baud rate }}{\text { BRCLK }} \times[2 \times(1+6)+(10 \times U \times B R+6)]-1-10\right) \times 100 \%=-1.37 \%$
The results show the maximum per-bit error to be $5.08 \%$ of a BITCLK period.

## Typical Baud Rates and Errors

Standard baud rate frequency data for UxBRx and UxMCTL are listed in Table 17-2 for a $32,768-\mathrm{Hz}$ watch crystal (ACLK) and a typical 1,048,576-Hz SMCLK.

The receive error is the accumulated time versus the ideal scanning time in the middle of each bit. The transmit error is the accumulated timing error versus the ideal time of the bit period.

Table 17-2.Commonly Used Baud Rates, Baud Rate Data, and Errors

|  | Divide by |  | A: $\mathrm{BRCLK}=32,768 \mathrm{~Hz}$ |  |  |  |  |  | B: $\operatorname{BRCLK}=1,048,576 \mathrm{~Hz}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Baud <br> Rate | A: | B: | UxBR1 | UxBRO | UxMCTL | Max. <br> TX <br> Error \% | Max. RX Error \% | Synchr. RX <br> Error \% | UxBR1 | UxBR0 | UxMCTL | Max. <br> TX <br> Error \% | Max. RX <br> Error \% |
| 1200 | 27.31 | 873.81 | 0 | 1B | 03 | -4/3 | -4/3 | $\pm 2$ | 03 | 69 | FF | 0/0.3 | $\pm 2$ |
| 2400 | 13.65 | 436.91 | 0 | 0D | 6B | -6/3 | -6/3 | $\pm 4$ | 01 | B4 | FF | 0/0.3 | $\pm 2$ |
| 4800 | 6.83 | 218.45 | 0 | 06 | 6 F | -9/11 | -9/11 | $\pm 7$ | 0 | DA | 55 | 0/0.4 | $\pm 2$ |
| 9600 | 3.41 | 109.23 | 0 | 03 | 4A | -21/12 | -21/12 | $\pm 15$ | 0 | 6D | 03 | -0.4/1 | $\pm 2$ |
| 19,200 |  | 54.61 |  |  |  |  |  |  | 0 | 36 | 6B | -0.2/2 | $\pm 2$ |
| 38,400 |  | 27.31 |  |  |  |  |  |  | 0 | 1B | 03 | -4/3 | $\pm 2$ |
| 76,800 |  | 13.65 |  |  |  |  |  |  | 0 | 0D | 6B | -6/3 | $\pm 4$ |
| 115,20 |  | 9.1 |  |  |  |  |  |  | 0 | 09 | 08 | -5/7 | $\pm 7$ |

### 17.2.7 USART Interrupts

The USART has one interrupt vector for transmission and one interrupt vector for reception.

## USART Transmit Interrupt Operation

The UTXIFGx interrupt flag is set by the transmitter to indicate that UxTXBUF is ready to accept another character. An interrupt request is generated if UTXIEx and GIE are also set. UTXIFGx is automatically reset if the interrupt request is serviced or if a character is written to UxTXBUF.

UTXIFG $x$ is set after a PUC or when SWRST $=1$. UTXIE $x$ is reset after a PUC or when SWRST $=1$. The operation is shown is Figure 17-10.

Figure 17-10. Transmit Interrupt Operation


## USART Receive Interrupt Operation

The URXIFGx interrupt flag is set each time a character is received and loaded into UXRXBUF. An interrupt request is generated if URXIEx and GIE are also set. URXIFGx and URXIEx are reset by a system reset PUC signal or when SWRST $=1$. URXIFGx is automatically reset if the pending interrupt is served (when URXSE $=0$ ) or when UXRXBUF is read. The operation is shown in Figure 17-11.

Figure 17-11.Receive Interrupt Operation


URXEIE is used to enable or disable erroneous characters from setting URXIF Gx. When using multiprocessor addressing modes, URXWIE is used to auto-detect valid address characters and reject unwanted data characters.

Two types of characters do not set URXIFGx:
$\square$ Erroneous characters when URXEIE $=0$

- Non-address characters when URXWIE $=1$

When URXEIE $=1 \mathrm{a}$ break condition sets the BRK bit and the URXIFGx flag.

## Receive-Start Edge Detect Operation

The URXSE bit enables the receive start-edge detection feature. The recommended usage of the receive-start edge feature is when BRCLK is sourced by the DCO and when the DCO is off because of low-power mode operation. The ultra-fast turn-on of the DCO allows character reception after the start edge detection.

When URXSE, URXIEx and GIE are set and a start edge occurs on URXDx, the internal signal URXS is set. When URXS is set, a receive interrupt request is generated but URXIFGx is not set. User software in the receive interrupt service routine can test URXIFGx to determine the source of the interrupt. When URXIF $G x=0$ a start edge was detected, and when URXIFG $x=1$ a valid character (or break) was received.

When the ISR determines the interrupt request was from a start edge, user software toggles URXSE, and must enable the BRCLK source by returning from the ISR to active mode or to a low-power mode where the source is active. If the ISR returns to a low-power mode where the BRCLK source is inactive, the character is not received. Toggling URXSE clears the URXS signal and re-enables the start edge detect feature for future characters. See chapter System Resets, Interrupts, and Operating Modes for information on entering and exiting low-power modes.

The now active BRCLK allows the USART to receive the balance of the character. After the full character is received and moved to UxRXBUF, URXIFG $x$ is set and an interrupt service is again requested. Upon ISR entry, URXIFGX = 1 indicating a character was received. The URXIFGx flag is cleared when user software reads UxRXBUF.

```
; Interrupt handler for start condition and
; Character receive. BRCLK = DCO.
UORX_Int BIT.B #URXIFGO,&IFG1 ; Test URXIFGx to determine
    JZ ST_COND ; If start or character
    MOV.B &UXRXBUF,dst; Read buffer
    RETI :
ST_COND BIC.B #URXSE,&UOTCTL ; Clear URXS signal
    BIS.B #URXSE,&UOTCTL ; Re-enable edge detect
    BIC #SCGO+SCG1,O(SP) ; Enable BRCLK = DCO
    RETI ;
```


## Note: Break Detect With Halted UART Clock

When using the receive start-edge detect feature, a break condition cannot be detected when the BRCLK source is off.

## Receive-Start Edge Detect Conditions

When URXSE $=1$, glitch suppression prevents the USART from being accidentally started. Any low-level on URXDx shorter than the deglitch time $t_{\tau}$ (approximately 300 ns ) is ignored by the USART and no interrupt request is generated (see Figure 17-12). See the device-specific data sheet for parameters.

Figure 17-12. Glitch Suppression, USART Receive Not Started


When a glitch is longer than $t_{\tau}$ or a valid start bit occurs on URXDx, the USART receive operation is started and a majority vote is taken as shown in Figure 17-13. If the majority vote fails to detect a start bit, the USART halts character reception.

If character reception is halted, an active BRCLK is not necessary. A time-out period longer than the character receive duration can be used by software to indicate that a character was not received in the expected time, and the software can disable BRCLK.

Figure 17-13. Glitch Suppression, USART Activated


### 17.3 USART Registers: UART Mode

Table 17-3 lists the registers for all devices implementing a USART module. Table 17-4 applies only to devices with a second USART module, USART1.

Table 17-3.USART0 Control and Status Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| USART control register | UOCTL | Read/write | 070 h | 001 h with PUC |
| Transmit control register | UOTCTL | Read/write | 071 h | 001 h with PUC |
| Receive control register | UORCTL | Read/write | 072 h | 000 h with PUC |
| Modulation control register | U0MCTL | Read/write | 073 h | Unchanged |
| Baud rate control register 0 | U0BR0 | Read/write | 074 h | Unchanged |
| Baud rate control register 1 | U0BR1 | Read/write | 075 h | Unchanged |
| Receive buffer register | U0RXBUF | Read | 076 h | Unchanged |
| Transmit buffer register | U0TXBUF | Read/write | 077 h | Unchanged |
| SFR module enable register 1 | ME1 | Read/write | 004 h | 000 h with PUC |
| SFR interrupt enable register 1 | IE1 | Read/write | 000 h | 000 h with PUC |
| SFR interrupt flag register 1 | IFG1 | Read/write | 002 h | 082 h with PUC |

Table 17-4.USART1 Control and Status Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| USART control register | U1CTL | Read/write | 078 h | 001 h with PUC |
| Transmit control register | U1TCTL | Read/write | 079 h | 001 h with PUC |
| Receive control register | U1RCTL | Read/write | 07 Ah | 000 h with PUC |
| Modulation control register | U1MCTL | Read/write | 07 Bh | Unchanged |
| Baud rate control register 0 | U1BR0 | Read/write | 07 Ch | Unchanged |
| Baud rate control register 1 | U1BR1 | Read/write | 07Dh | Unchanged |
| Receive buffer register | U1RXBUF | Read | 07 h | Unchanged |
| Transmit buffer register | U1TXBUF | Read/write | $07 F h$ | Unchanged |
| SFR module enable register 2 | ME2 | Read/write | 005 h | 000h with PUC |
| SFR interrupt enable register 2 | IE2 | Read/write | 001 h | 000h with PUC |
| SFR interrupt flag register 2 | IFG2 | Read/write | 003 h | 020h with PUC |

## Note: Modifying SFR bits

To avoid modifying control bits of other modules, it is recommended to set or clear the IEx and IFGx bits using B|S.B or B|C.B instructions, rather than MOV. B or CLR.B instructions.

## UxCTL, USART Control Register



## UxTCTL, USART Transmit C ontrol Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused | CKPL |  | SSELX | URXSE | TXWAKE | Unused | TXEPT |
| $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-1$ |


| Unused | Bit 7 | Unused |
| :---: | :---: | :---: |
| CKPL | Bit 6 | Clock polarity select |
|  |  | 0 UCLKI = UCLK |
|  |  | 1 UCLKI = inverted UCLK |
| SSELx | Bits | Source select. These bits select the BRCLK source clock. |
|  | 5-4 | 00 UCLKI |
|  |  | 01 ACLK |
|  |  | 10 SMCLK |
|  |  | 11 SMCLK |
| URXSE | Bit 3 | UART receive start-edge. The bit enables the UART receive start-edge feature. |
|  |  | 0 Disabled |
|  |  | 1 Enabled |
| tXWAKE | Bit 2 | Transmitter wake |
|  |  | 0 Next frame transmitted is data |
|  |  | 1 Next frame transmitted is an address |
| Unused | Bit 1 | Unused |
| TXEPT | Bit 0 | Transmitter empty flag |
|  |  | 0 UART is transmitting data and/or data is waiting in UxTXBUF |
|  |  | 1 Transmitter shift register and UxTXBUF are empty or SWRST $=1$ |

## UxRCTL, USART Receive Control Register



## UxBRO, USART Baud Rate Control Register 0

| 7 | 6 | 5 | 4 | 3 | $\mathbf{2}$ | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{2}^{\mathbf{7}}$ | $\mathbf{2}^{\mathbf{6}}$ | $\mathbf{2}^{\mathbf{5}}$ | $\mathbf{2}^{\mathbf{4}}$ | $\mathbf{2}^{\mathbf{3}}$ | $\mathbf{2}^{\mathbf{2}}$ | $\mathbf{2}^{\mathbf{1}}$ | $\mathbf{2}^{\mathbf{0}}$ |
| $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |  |

## UxBR1, USART Baud Rate Control Register 1

| 7 | 6 | 5 | 4 | 3 | $\mathbf{2}$ | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{2}^{\mathbf{1 5}}$ | $\mathbf{2}^{\mathbf{1 4}}$ | $\mathbf{2}^{\mathbf{1 3}}$ | $\mathbf{2}^{\mathbf{1 2}}$ | $\mathbf{2}^{\mathbf{1 1}}$ | $\mathbf{2}^{\mathbf{1 0}}$ | $\mathbf{2}^{\mathbf{9}}$ | $\mathbf{2}^{\mathbf{8}}$ |
| $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |  |  |

$$
\begin{array}{ll}
\text { UxBRx } & \text { The valid baud-rate control range is } 3 \leq U \times B R<0 F F F F h \text {, where } \\
& \text { UxBR }=\{U \times B R 1+U \times B R 0\} \text {. Unpredictable receive and transmit timing } \\
\text { occurs if } U \times B R<3 .
\end{array}
$$

UxMCTL, USART Modulation Control Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{m 7}$ | $\mathbf{m 6}$ | $\mathbf{m 5}$ | $\mathbf{m 4}$ | $\mathbf{m 3}$ | $\mathbf{m 2}$ | $\mathbf{m 1}$ | $\mathbf{m 0}$ |
| $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |  |  |

UxMCTLX Bits Modulation bits. These bits select the modulation for BRCLK. 7-0

## UxRXB UF, USART Receive Buffer Register

| 7 | 6 | 5 | 4 | 3 | $\mathbf{2}$ | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{2}^{\mathbf{7}}$ | $\mathbf{2}^{\mathbf{6}}$ | $\mathbf{2}^{\mathbf{5}}$ | $\mathbf{2}^{\mathbf{4}}$ | $\mathbf{2}^{\mathbf{3}}$ | $\mathbf{2}^{\mathbf{2}}$ | $\mathbf{2}^{\mathbf{1}}$ | $\mathbf{2}^{\mathbf{0}}$ |
| $r$ | $r$ | $r$ | $r$ | $r$ | $r$ | $r$ |  |

UxRXBUFx Bits The receive-data buffer is user accessible and contains the last received 7-0 character from the receive shift register. Reading UxRXBUF resets the receive-error bits, the RXWAKE bit, and URXIFGx. In 7-bit data mode, UxRXBUF is LSB justified and the MSB is always reset.

## UxTXB UF, USART Transmit Buffer Register

| 7 | 6 | 5 | 4 | 3 | $\mathbf{2}$ | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{2}^{\mathbf{7}}$ | $\mathbf{2}^{\mathbf{6}}$ | $\mathbf{2}^{\mathbf{5}}$ | $\mathbf{2}^{\mathbf{4}}$ | $\mathbf{2}^{\mathbf{3}}$ | $\mathbf{2}^{\mathbf{2}}$ | $\mathbf{2}^{\mathbf{1}}$ | $\mathbf{2}^{\mathbf{0}}$ |
| $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |  |  |

[^6]
## ME1, Module Enable Register 1



## ME2, Module Enable Register 2

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | UTXE1 | URXE1 |  |  |  |  |

Bits These bits may be used by other modules. See device-specific data sheet. 7-6
UTXE1 Bit 5 USART1 transmit enable. This bit enables the transmitter for USART1.
0 Module not enabled
1 Module enabled
URXE1 Bit 4 USART1 receive enable. This bit enables the receiver for USART1.
0 Module not enabled
1 Module enabled
Bits These bits may be used by other modules. See device-specific data sheet. 3-0

## IE 1, Interrupt E nable Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UTXIEO | URXIEO |  |  |  |  |  |  |

rw-0 rw-0

UTXIEO Bit 7 USART0 transmit interrupt enable. This bit enables the UTXIFG0 interrupt.
0 Interrupt not enabled
1 Interrupt enabled
URXIEO Bit 6 USARTO receive interrupt enable. This bit enables the URXIFGO interrupt.
0 Interrupt not enabled
1 Interrupt enabled
Bits These bits may be used by other modules. See device-specific data sheet. 5-0

## IE 2, Interrupt E nable Register 2

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | UTXIE 1 | URXIE1 |  |  |  |  |

Bits These bits may be used by other modules. See device-specific data sheet. 7-6

UTXIE 1 Bit 5 USART1 transmit interrupt enable. This bit enables the UTXIFG1 interrupt. 0 Interrupt not enabled
1 Interrupt enabled
URXIE1 Bit 4 USART1 receive interrupt enable. This bit enables the URXIFG1 interrupt.
0 Interrupt not enabled
1 Interrupt enabled
Bits These bits may be used by other modules. See device-specific data sheet. 3-0

## IF G 1, Interrupt Flag Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UTXIFGO | URXIFGO |  |  |  |  |  |  |
| $r w-1$ |  |  |  |  |  |  |  |

UTXIFGO Bit 7 USARTO transmit interrupt flag. UTXIFGO is set when UOTXBUF is empty.
0 No interrupt pending
1 Interrupt pending
URXIFGO Bit 6 USARTO receive interrupt flag. URXIFGO is set when UORXBUF has received a complete character.
0 No interrupt pending
1 Interrupt pending
Bits These bits may be used by other modules. See device-specific data sheet.
5-0

IFG2, Interrupt Flag Register 2

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | UTXIFG1 | URXIFG1 |  |  |  |  |

rw-1 rw-0

Bits These bits may be used by other modules. See device-specific data sheet.
7-6
UTXIFG1 Bit 5 USART1 transmit interrupt flag. UTXIFG1 is set when U1TXBUF empty.
0 No interrupt pending
1 Interrupt pending
URXIFG1 Bit 4 USART1 receive interrupt flag. URXIFG1 is set when U1RXBUF has received a complete character.
0 No interrupt pending
1 Interrupt pending
Bits These bits may be used by other modules. See device-specific data sheet.
3-0

## Chapter 18

## USART Peripheral Interface, SPI Mode

The universal synchronous/asynchronous receive/transmit (USART) peripheral interface supports two serial modes with one hardware module. This chapter discusses the operation of the synchronous peripheral interface or SPI mode. USART0 is implemented on the MSP $430 \times 42 x$ and MSP $430 \times 43 x$ devices. In addition to USARTO, the MSP430x44x devices implement a second identical USART module, USART1. USART1 is also implemented in MSP430F G461x devices.
Topic Page
18.1 USART Introduction: SPI Mode ..... 18-2
18.2 USART Operation: SPI Mode ..... 18-4
18.3 USART Registers: SPI Mode ..... 18-13

### 18.1 USART Introduction: SPI Mode

In synchronous mode, the USART connects the MSP430 to an external system via three or four pins: SIMO, SOMI, UCLK, and STE. SPI mode is selected when the SYNC bit is set and the I2C bit is cleared.

SPI mode features include:

- 7-bit or 8-bit data length
- 3-pin and 4-pin SPI operation
- Master or slave modes
- Independent transmit and receive shift registers
- Separate transmit and receive buffer registers
- Selectable UCLK polarity and phase control
- Programmable UCLK frequency in master mode
- Independent interrupt capability for receive and transmit

Figure 18-1 shows the USART when configured for SPI mode.

Figure 18-1. USART Block Diagram: SPI Mode

*See the device-specific data sheet for SFR locations.

### 18.2 USART Operation: SPI Mode

In SPI mode, serial data is transmitted and received by multiple devices using a shared clock provided by the master. An additional pin, STE, is provided as to enable a device to receive and transmit data and is controlled by the master.

Three or four signals are used for SPI data exchange:
$\square$ SIMO Slave in, master out Master mode: SIMO is the data output line. Slave mode: SIMO is the data input line.

- SOMI Slave out, master in

Master mode: SOMI is the data input line.
Slave mode: SOMI is the data output line.

- UCLK USART SPIclock

Master mode: UCLK is an output.
Slave mode: UCLK is an input.
$\square$ STE Slave transmit enable. Used in 4-pin mode to allow multiple masters on a single bus. Not used in 3-pin mode.
4-P in master mode:
When STE is high, SIMO and UCLK operate normally.
When STE is low, SIMO and UCLK are set to the input direction.
4-pin slave mode:
When STE is high, RX/TX operation of the slave is disabled and SOMI is forced to the input direction.
When STE is low, RX/TX operation of the slave is enabled and SOMI operates normally.

### 18.2.1 USART Initialization and Reset

The USART is reset by a PUC or by the SWRST bit. After a PUC, the SWRST bit is automatically set, keeping the USART in a reset condition. When set, the SWRST bit resets the URXIEX, UTXIEX, URXIFGX, OE, and FE bits and sets the UTXIFGx flag. The USPIEx bit is not altered by SWRST. Clearing SWRST releases the USART for operation. See also chapter 17.

## Note: Initializing or Reconfiguring the USART Module

The required USART initialization/reconfiguration process is:

1) Set SWRST (BIS.B \#S WRST, \&UxCTL)
2) Initialize all USART registers with SWRST $=1$ (including $U x C T L$ )
3) Enable USART module via the MEx SFRs (USPIEx)
4) Clear SWRST via software (BIC.B \#SWRST, \&UXCTL)
5) Enable interrupts (optional) via the IEx SFRs (URXIEx and/or UTXIEx)

Failure to follow this process may result in unpredictable USART behavior.

### 18.2.2 Master Mode

Figure 18-2. USART Master and External Slave


Figure 18-2 shows the USART as a master in both 3-pin and 4-pin configurations. The USART initiates a data transfer when data is moved to the transmit data buffer UxTXBUF. The UxTXBUF data is moved to the TX shift register when the TX shift register is empty, initiating data transfer on SIMO starting with the most significant bit. Data on SOMI is shifted into the receive shift register on the opposite clock edge, starting with the most significant bit. When the character is received, the receive data is moved from the $R X$ shift register to the received data buffer UxRXBUF and the receive interrupt flag, URXIFGx, is set, indicating the RX/TX operation is complete.

A set transmit interrupt flag, UTXIFGx, indicates that data has moved from UXTXBUF to the TX shift register and UxTXBUF is ready for new data. It does not indicate $R X / T X$ completion. In master mode, the completion of an active transmission is indicated by a set transmitter empty bit TXEPT $=1$.

To receive data into the USART in master mode, data must be written to UxTXBUF because receive and transmit operations operate concurrently.

## Four-Pin SPI Master Mode

In 4-pin master mode, STE is used to prevent conflicts with another master. The master operates normally when STE is high. When STE is low:
$\square$ SIMO and UCLK are set to inputs and no longer drive the bus
$\square$ The error bit FE is set indicating a communication integrity violation to be handled by the user

A low STE signal does not reset the USART module. The STE input signal is not used in 3-pin master mode.

### 18.2.3 Slave Mode

Figure 18-3. USART Slave and External Master


Figure 18-3 shows the USART as a slave in both 3 -pin and 4 -pin configurations. UCLK is used as the input for the SPI clock and must be supplied by the external master. The data transfer rate is determined by this clock and not by the internal baud rate generator. Data written to UxTXBUF and moved to the TX shift register before the start of UCLK is transmitted on SOMI. Data on SIMO is shifted into the receive shift register on the opposite edge of UCLK and moved to UxRXBUF when the set number of bits are received. When data is moved from the RX shift register to UxRXBUF, the URXIF Gx interrupt flag is set, indicating that data has been received. The overrun error bit, $O E$, is set when the previously received data is not read from UxRXBUF before new data is moved to UxRXBUF.

## Four-Pin SPI Slave Mode

In 4-pin slave mode, STE is used by the slave to enable the transmit and receive operations and is provided by the SPI master. When STE is low, the slave operates normally. When STE is high:
$\square$ Any receive operation in progress on SIMO is halted

- SOMI is set to the input direction

A high STE signal does not reset the USART module. The STE input signal is not used in 3-pin slave mode.

### 18.2.4 SPI Enable

The SPI transmit/receive enable bit USPIEx enables or disables the USART in SPI mode. When USPIE $x=0$, the USART stops operation after the current transfer completes, or immediately if no operation is active. A PUC or set SWRST bit disables the USART immediately and any active transfer is terminated.

## Transmit E nable

When USPIEx $=0$, any further write to UxTXBUF does not transmit. Data written to UxTXBUF begin to transmit when USPIEx $=1$ and the BRCLK source is active. Figure 18-4 and Figure 18-5 show the transmit enable state diagrams.

Figure 18-4. Master Mode Transmit E nable


Figure 18-5. Slave Transmit E nable State Diagram


## Receive Enable

The SPI receive enable state diagrams are shown in Figure 18-6 and Figure 18-7. When USPIEx $=0$, UCLK is disabled from shifting data into the RX shift register.

Figure 18-6. SPI Master Receive-Enable State Diagram


Figure 18-7. SPI Slave Receive-E nable State Diagram


### 18.2.5 Serial Clock Control

UCLK is provided by the master on the SPI bus. When MM $=1$, BITCLK is provided by the USART baud rate generator on the UCLK pin as shown in Figure $18-8$. When $M M=0$, the USART clock is provided on the UCLK pin by the master and, the baud rate generator is not used and the SSELx bits are "don't care". The SPI receiver and transmitter operate in parallel and use the same clock source for data transfer.

Figure 18-8. SPI Baud Rate Generator


The 16 -bit value of $\mathrm{UxBR} 0+\mathrm{UxBR} 1$ is the division factor of the USART clock source, BRCLK. The maximum baud rate that can be generated in master mode is BRCLK/2. The maximum baud rate that can be generated in slave mode is BRCLK The modulator in the USART baud rate generator is not used for SPI mode and is recommended to be set to 000h. The UCLK frequency is given by:

$$
\text { Baud rate }=\frac{B R C L K}{U \times B R} \text { with } U \times B R=[U \times B R 1, U \times B R 0]
$$

## Serial Clock Polarity and Phase

The polarity and phase of UCLK are independently configured via the CKPL and CKPH control bits of the USART. Timing for each case is shown in Figure 18-9.

Figure 18-9. USART SPI Timing


### 18.2.6 SPI Interrupts

The USART has one interrupt vector for transmission and one interrupt vector for reception.

## SPI Transmit Interrupt Operation

The UTXIFGx interrupt flag is set by the transmitter to indicate that UxTXBUF is ready to accept another character. An interrupt request is generated if UTXIEx and GIE are also set. UTXIFGx is automatically reset if the interrupt request is serviced or if a character is written to UxTXBUF.

UTXIF x is set after a PUC or when SWRST $=1$. UTXIE $x$ is reset after a PUC or when SWRST $=1$. The operation is shown is Figure 18-10.

Figure 18-10. Transmit Interrupt Operation


Note: Writing to UxTXBUF in SPI Mode
Data written to UXTXBUF when UTXIFGx $=0$ and USPIEx $=1$ may result in erroneous data transmission.

## SPI Receive Interrupt Operation

The URXIFGx interrupt flag is set each time a character is received and loaded into UxRXBUF as shown in Figure 18-11 and Figure 18-12. An interrupt request is generated if URXIEx and GIE are also set. URXIFGx and URXIEx are reset by a system reset PUC signal or when SWRST $=1$. URXIFGx is automatically reset if the pending interrupt is served or when UxRXBUF is read.

Figure 18-11.Receive Interrupt Operation


Figure 18-12. Receive Interrupt State Diagram


### 18.3 USART Registers: SPI Mode

Table 18-1 lists the registers for all devices implementing a USART module. Table 18-2 applies only to devices with a second USART module, USART1.

Table 18-1.USART0 Control and Status Registers

| Register | Short Form | Register Type | Address |
| :--- | :--- | :--- | :--- |
| USART control register | UOCTL | Readial State |  |
| Transmit control register | UOTCTL | 070 h | 001 h with PUC |
| Receive control register | UORCTL | Read/write | 071 h |
| Modulation control register | U0MCTL | Read/write | 001 h with PUC |
| Baud rate control register 0 | U0BR 0 | Read/write | 073 h |
| Baud rate control register 1 | U0BR1 | Read/write | 000 h with PUC |
| Receive buffer register | U0RXBUF | Read | Unchanged |
| Transmit buffer register | U0TXBUF | Read/write | 076 h |
| SFR module enable register 1 | ME 1 | Read/write | 004 h |
| SFR interrupt enable register 1 | IE1 | Read/write | 000 h |
| SFR interrupt flag register 1 | IFG1 | Read/write | 002 h |

Table 18-2.USART1 Control and Status Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| USART control register | U1CTL | Read/write | 078 h | 001 h with PUC |
| Transmit control register | U1TCTL | Read/write | 079 h | 001 h with PUC |
| Receive control register | U1RCTL | Read/write | 07 Ah | 000 h with PUC |
| Modulation control register | U1MCTL | Read/write | 07 Bh | Unchanged |
| Baud rate control register 0 | U1BR0 | Read/write | 07 Ch | Unchanged |
| Baud rate control register 1 | U1BR1 | Read/write | 07Dh | Unchanged |
| Receive buffer register | U1RXBUF | Read | 07Eh | Unchanged |
| Transmit buffer register | U1TXBUF | Read/write | 07Fh | Unchanged |
| SFR module enable register 2 | ME2 | Read/write | 005 h | 000h with PUC |
| SFR interrupt enable register 2 | IE2 | Read/write | 001 h | 000 h with PUC |
| SFR interrupt flag register 2 | IFG2 | Read/write | 003 h | 020h with PUC |

## Note: Modifying the SFR bits

To avoid modifying control bits for other modules, it is recommended to set or clear the IEx and IFGx bits using BI S.B or BI C. B instructions, rather than MOV. B or CLR. B instructions.

## UxCTL, USART Control Register



## UxTCTL, USART Transmit C ontrol Register

| 7 | 6 |  | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CKPH | CKPL |  |  |  | Unused | Unused | STC | TXEPT |
| rw-0 | rw-0 |  | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-1 |
| CKPH | Bit 7 |  | pha <br> Data <br> follow <br> Data <br> follow | ged ge. ured ge. | first U <br> first U | edge and <br> edge and | tured <br> nged |  |
| CKPL | Bit 6 | $\begin{aligned} & \text { Clock polarity select } \\ & 0 \quad \text { The inactive state is low. } \\ & 1 \quad \text { The inactive state is high. } \end{aligned}$ |  |  |  |  |  |  |
| SSELX | Bits $5-4$ |  | Exte | LK ( for m id for id for | lect the or slave mode o er mode er mode | LK sou e only) | ock. |  |
| Unused | Bit 3 | Unused |  |  |  |  |  |  |
| Unused | Bit 2 | Unused |  |  |  |  |  |  |
| STC | Bit 1 |  | tran | ntrol. | nabled. |  |  |  |
| TXEPT | Bit 0 | Transmitter empty flag. The TXEPT flag is not used in slave mode. 0 Transmission active and/or data waiting in UxTXBUF <br> 1 UxTXBUF and TX shift register are empty |  |  |  |  |  |  |

## UxRCTL, USART Receive Control Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FE | Unused | OE | Unused | Unused | Unused | Unused | Unused |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |
| FE | Bit 7 | Framing error flag. This bit indicates a bus conflict when $M M=1$ and $S T C=0 . \mathrm{FE}$ is unused in slave mode. <br> 0 No conflict detected <br> 1 A negative edge occurred on STE, indicating bus conflict |  |  |  |  |  |
| Undefined | Bit 6 | Unused |  |  |  |  |  |
| OE | Bit 5 | Overrun error flag. This bit is set when a character is transferred into UXRXBUF before the previous character was read. OE is automatically reset when UXRXBUF is read, when SWRST $=1$, or can be reset by software.```O No error 1 Overrun error occurred``` |  |  |  |  |  |
| Unused | Bit 4 | Unused |  |  |  |  |  |
| Unused | Bit 3 | Unused |  |  |  |  |  |
| Unused | Bit 2 | Unused |  |  |  |  |  |
| Unused | Bit 1 | Unused |  |  |  |  |  |
| Unused | Bit 0 | Unused |  |  |  |  |  |

## UxBRO, USART Baud Rate Control Register 0

| 7 | 6 | 5 | 4 | 3 | $\mathbf{2}$ | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{2}^{\mathbf{7}}$ | $\mathbf{2}^{\mathbf{6}}$ | $\mathbf{2}^{\mathbf{5}}$ | $\mathbf{2}^{\mathbf{4}}$ | $\mathbf{2}^{\mathbf{3}}$ | $\mathbf{2}^{\mathbf{2}}$ | $\mathbf{2}^{\mathbf{1}}$ | $\mathbf{2}^{\mathbf{0}}$ |
| $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |  |

UxBR1, USART Baud Rate Control Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{2}^{\mathbf{1 5}}$ | $\mathbf{2}^{\mathbf{1 4}}$ | $\mathbf{2}^{\mathbf{1 3}}$ | $\mathbf{2}^{\mathbf{1 2}}$ | $\mathbf{2}^{\mathbf{1 1}}$ | $\mathbf{2}^{\mathbf{1 0}}$ | $\mathbf{2}^{\mathbf{9}}$ | $\mathbf{2}^{\mathbf{8}}$ |
| $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |  |  |

UxBRx The baud-rate generator uses the content of $\{U \times B R 1+U \times B R 0\}$ to set the baud rate. Unpredictable SPI operation occurs if $U \times B R<2$.

## UxMCTL, USART Modulation Control Register

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| m 7 | m 6 | m 5 | m 4 | m 3 | m 2 | m 1 | $\mathrm{m0}$ |

rw rw
rw rw
rw
rw
rw
$\begin{array}{lll}\text { UxMCTLX } & \begin{array}{l}\text { Bits } \\ 7-0\end{array} & \begin{array}{l}\text { The modulation control register is not used for SPI mode and should be set } \\ \text { to } 000 \mathrm{~h} .\end{array}\end{array}$

## UxRXB UF, USART Receive Buffer Register

| 7 | 6 | 5 | 4 | 3 | $\mathbf{2}$ | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{2}^{\mathbf{7}}$ | $\mathbf{2}^{\mathbf{6}}$ | $\mathbf{2}^{\mathbf{5}}$ | $\mathbf{2}^{\mathbf{4}}$ | $\mathbf{2}^{\mathbf{3}}$ | $\mathbf{2}^{\mathbf{2}}$ | $\mathbf{2}^{\mathbf{1}}$ | $\mathbf{2}^{\mathbf{0}}$ |
| $r$ | $r$ | $r$ | $r$ | $r$ | $r$ | $r$ |  |

$$
\begin{array}{lll}
\text { UxRXBUFX } & \text { Bits } & \begin{array}{l}
\text { The receive-data buffer is user accessible and contains the last received } \\
\text { character from the receive shift register. Reading UxRXBUF resets the OE }
\end{array} \\
& 7-0 & \begin{array}{l}
\text { bit and URXIFGx flag. In 7-bit data mode, UxRXBUF is LSB justified and } \\
\text { the MSB is always reset. }
\end{array}
\end{array}
$$

## UxTXB UF, USART Transmit Buffer Register

| 7 | 6 | 5 | 4 | 3 | $\mathbf{2}$ | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{2}^{\mathbf{7}}$ | $\mathbf{2}^{\mathbf{6}}$ | $\mathbf{2}^{\mathbf{5}}$ | $\mathbf{2}^{\mathbf{4}}$ | $\mathbf{2}^{\mathbf{3}}$ | $\mathbf{2}^{\mathbf{2}}$ | $\mathbf{2}^{\mathbf{1}}$ | $\mathbf{2}^{\mathbf{0}}$ |
| $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |  |  |

UxTXBUFx Bits The transmit data buffer is user accessible and contains current data to be 7-0 transmitted. When seven-bit character-length is used, the data should be MSB justified before being moved into UxTXBUF. Data is transmitted MSB first. Writing to UxTXBUF clears UTXIFGx.

## ME1, Module Enable Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | USPIEO |  |  |  |  |  |  |

rw-0

Bit $7 \quad$ This bit may be used by other modules. See device-specific data sheet.
USPIEO Bit 6 USARTO SPI enable. This bit enables the SPI mode for USART0.
0 Module not enabled
1 Module enabled
Bits These bits may be used by other modules. See device-specific data sheet.
5-0

## ME2, Module Enable Register 2

| 7 |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
|  |  |  |  | USPIE 1 |  |  |  |

rw-0
Bits These bits may be used by other modules. See device-specific data sheet.
7-5
USPIE 1 Bit 4 USART1 SPI enable. This bit enables the SPI mode for USART1.
0 Module not enabled
1 Module enabled
Bits These bits may be used by other modules. See device-specific data sheet. 3-0

## IE 1, Interrupt E nable Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UTXIEO | URXIEO |  |  |  |  |  |  |

rw-0 rw-0

| UTXIEO | Bit 7 | USART0 transmit interrupt enable. This bit enables the UTXIFG0 interrupt. 0 Interrupt not enabled <br> 1 Interrupt enabled |
| :---: | :---: | :---: |
| URXIEO | Bit 6 | USART0 receive interrupt enable. This bit enables the URXIFG0 interrupt. 0 Interrupt not enabled <br> 1 Interrupt enabled |

Bits These bits may be used by other modules. See device-specific data sheet. 5-0

## IE 2, Interrupt Enable Register 2



|  | Bits <br> $7-6$ | These bits may be used by other modules. See device-specific data sheet. |
| :--- | :--- | :--- |
| UTXIE 1 | Bit 5 | USART1 transmit interrupt enable. This bit enables the UTXIFG1 interrupt. <br> 0 |
| URXIE1 Interrupt not enabled |  |  |
| 1 | Interrupt enabled |  |

## IF G 1, Interrupt Flag Register 1

| 7 | 6 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UTXIFGO | URXIFGO |  |  |  |  |  |  |

rw-1 rw-0

UTXIFGO Bit 7 USART0 transmit interrupt flag. UTXIFG0 is set when UOTXBUF is empty.
0 No interrupt pending
1 Interrupt pending
URXIFGO Bit 6 USART0 receive interrupt flag. URXIFG0 is set when UORXBUF has received a complete character.
0 No interrupt pending
1 Interrupt pending
Bits These bits may be used by other modules. See device-specific data sheet.
5-0

## IFG 2, Interrupt Flag Register 2

| 7 | 6 | $5 \quad 4$ |  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | UTXIFG1 | URXIFG1 |  |  |  |  |

Bits These bits may be used by other modules. See device-specific data sheet.
7-6
UTXIFG1 Bit 5 USART1 transmit interrupt flag. UTXIFG1 is set when U1TXBUF is empty.
0 No interrupt pending
1 Interrupt pending
URXIFG1 Bit 4 USART1 receive interrupt flag. URXIFG 1 is set when U1RXBUF has received a complete character.
0 No interrupt pending
1 Interrupt pending
Bits These bits may be used by other modules. See device-specific data sheet. 3-0

## Chapter 19

## Universal Serial Communication Interface, UART Mode

The universal serial communication interface (USCI) supports multiple serial communication modes with one hardware module. This chapter discusses the operation of the asynchronous UART mode.
Topic Page
19.1 USCI Overview ..... 19-2
19.2 USCI Introduction: UART Mode ..... 19-3
19.3 USCI Operation: UART Mode ..... 19-5
19.4 USCI Registers: UART Mode ..... 19-27

### 19.1 USCI Overview

The universal serial communication interface (USCI) modules support multiple serial communication modes. Different USCI modules support different modes. Each different USCI module is named with a different letter. F or example, USCI_A is different from USCI_B, etc. If more than one identical USCI module is implemented on one device, those modules are named with incrementing numbers. For example, if one device has two USCI_A modules, they are named USCI_A0 and USCI_A1. See the device-specific data sheet to determine which USCI modules, if any, are implemented on which devices.

The USCI_Ax modules support:

- UART mode
- Pulse shaping for IrDA communications
- Automatic baud rate detection for LIN communications

SPI mode
The USCI_Bx modules support:

- $1^{2} \mathrm{C}$ mode

SPI mode

### 19.2 USCI Introduction: UART Mode

In asynchronous mode, the USCI_Ax modules connect the MSP430 to an external system via two external pins, UCAXRXD and UCAxTXD. UART mode is selected when the UCSYNC bit is cleared.

UART mode features include:

- 7- or 8-bit data with odd, even, or non-parity
- Independent transmit and receive shift registers
$\square$ Separate transmit and receive buffer registers
- LSB-first or MSB-first data transmit and receive
- Built-in idle-line and address-bit communication protocols for multiprocessor systems
- Receiver start-edge detection for auto-wake up from LPMx modes
- Programmable baud rate with modulation for fractional baud rate support
- Status flags for error detection and suppression
- Status flags for address detection
- Independent interrupt capability for receive and transmit

Figure 19-1 shows the USCI_Ax when configured for UART mode.

Figure 19-1. USCI_Ax Block Diagram: UART Mode (UCSYNC =0)


### 19.3 USCI Operation: UART Mode

In UART mode, the USCI transmits and receives characters at a bit rate asynchronous to another device. Timing for each character is based on the selected baud rate of the USCI. The transmit and receive functions use the same baud rate frequency.

### 19.3.1 USCI Initialization and Reset

The USCI is reset by a PUC or by setting the UCSWRST bit. After a PUC, the UCSWRST bit is automatically set, keeping the USCI in a reset condition. When set, the UCSWRST bit resets the UCAxRXIE, UCAxTXIE, UCAxRXIFG, UCRXERR, UCBRK, UCPE, UCOE, UCFE, UCSTOE and UCBTOE bits and sets the UCAxTXIFG bit. Clearing UCSWRST releases the USCI for operation.

## Note: Initializing or Re-Configuring the USCI Module

The recommended USCI initialization/re-configuration process is:

1) SetUCSWRST (BIS.B \#UCSWRST, \&UCAXCTL1)
2) Initialize all USCI registers with UCSWRST $=1$ (including UCAxCTL1)
3) Configure ports.
4) Clear UCSWRST via software (BI C. B \#UCSWRST, \&UCAxCTL1)
5) Enable interrupts (optional) via UCAxRXIE and/or UCAxTXIE

### 19.3.2 Character Format

The UART character format, shown in Figure 19-2, consists of a start bit, seven or eight data bits, an even/odd/no parity bit, an address bit (address-bit mode), and one or two stop bits. The UCMSB bit controls the direction of the transfer and selects LSB or MSB first. LSB-first is typically required for UART communication.

Figure 19-2. Character Format


### 19.3.3 Asynchronous Communication Formats

When two devices communicate asynchronously, no multiprocessor format is required for the protocol. When three or more devices communicate, the USCI supports the idle-line and address-bit multiprocessor communication formats.

## Idle-Line Multiprocessor Format

When UCMODEX $=01$, the idle-line multiprocessor format is selected. Blocks of data are separated by an idle time on the transmit or receive lines as shown in Figure 19-3. An idle receive line is detected when 10 or more continuous ones (marks) are received after the one or two stop bits of a character. The baud rate generator is switched off after reception of an idle line until the next start edge is detected. When an idle line is detected the UCIDLE bit is set. The UCIDLE bit is reset by software or by reading the UCAxRXBUF.

The first character received after an idle period is an address character. The UCIDLE bit is used as an address tag for each block of characters. In idle-line multiprocessor format, this bit is set when a received character is an address.

Figure 19-3. Idle-Line Format


The UCDORM bit is used to control data reception in the idle-line multiprocessor format. When UCDORM $=1$, all non-address characters are assembled but not transferred into the UCAXRXBUF, and interrupts are not generated. When an address character is received, the character is transferred into UCAxRXBUF, UCAXRXIFG is set, and any applicable error flag is set when UCRXEIE $=1$. When UCRXEIE $=0$ and an address character is received but has a framing error or parity error, the character is not transferred into UCAxRXBUF and UCAxRXIFG is not set.

If an address is received, user software can validate the address and must reset UCDORM to continue receiving data. If UCDORM remains set, only address characters will be received. When UCDORM is cleared during the reception of a character the receive interrupt flag will be set after the reception completed. The UCDORM bit is not modified by the USCI hardware automatically.

For address transmission in idle-line multiprocessor format, a precise idle period can be generated by the USCI to generate address character identifiers on UCAXTXD. The double-buffered UCTXADDR flag indicates if the next character loaded into UCAXTXBUF is preceded by an idle line of 11 bits. UCTXADDR is automatically cleared when the start bit is generated.

## Transmitting an Idle Frame

The following procedure sends out an idle frame to indicate an address character followed by associated data:

1) Set UCTXADDR, then write the address character to UCAXTXBUF. UCAXTXBUF must be ready for new data (UCAxTXIFG $=1$ ).

This generates an idle period of exactly 11 bits followed by the address character. UCTXADDR is reset automatically when the address character is transferred from UCAxTXBUF into the shift register.
2) Write desired data characters to UCAXTXBUF. UCAXTXBUF must be ready for new data (UCAxTXIFG $=1$ ).

The data written to UCAXTXBUF is transferred to the shift register and transmitted as soon as the shift register is ready for new data.
The idle-line time must not be exceeded between address and data transmission or between data transmissions. Otherwise, the transmitted data will be misinterpreted as an address.

## Address-B it Multiprocessor Format

When UCMODEx $=10$, the address-bit multiprocessor format is selected. Each processed character contains an extra bit used as an address indicator shown in Figure 19-4. The first character in a block of characters carries a set address bit which indicates that the character is an address. The USCI UCADDR bit is set when a received character has its address bit set and is transferred to UCAxRXBUF. The UCADDR bit is reset by software or by reading the UCAxRXBUF.

The UCDORM bit is used to control data reception in the address-bit multiprocessor format. When UCDORM is set, data characters with address bit $=0$ are assembled by the receiver but are not transferred to UCAxRXBUF and no interrupts are generated. When a character containing a set address bit is received, the character is transferred into UCAxRXBUF, UCAxRXIFG is set, and any applicable error flag is set when UCRXEIE $=1$. When UCRXEIE $=0$ and a character containing a set address bit is received, but has a framing error or parity error, the character is not transferred into UCAxRXBUF and UCAxRXIFG is not set.

If an address is received, user software can validate the address and must reset UCDORM to continue receiving data. If UCDORM remains set, only address characters with address bit $=1$ will be received. The UCDORM bit is not modified by the USCI hardware automatically.

When UCDORM $=0$ all received characters will set the receive interrupt flag UCAxRXIFG. If UCDORM is cleared during the reception of a character the receive interrupt flag will be set after the reception is completed.

For address transmission in address-bit multiprocessor mode, the address bit of a character is controlled by the UCTXADDR bit. The value of the UCTXADDR bit is loaded into the address bit of the character transferred from UCAXTXBUF to the transmit shift register. UCTXADDR is automatically cleared when the start bit is generated.

Figure 19-4. Address-Bit Multiprocessor Format


## Break Reception and Generation

When UCMODEX $=00,01$, or 10 the receiver detects a break when all data, parity, and stop bits are low, regardless of the parity, address mode, or other character settings. When a break is detected, the UCBRK bit is set. If the break interrupt enable bit, UCBRKIE, is set, the receive interrupt flag UCAxR XIF G will also be set. In this case, the value in UCAxRXBUF is Oh since all data bits were zero.

To transmit a break set the UCTXBRK bit, then write Oh to UCAXTXBUF. UCAxTXBUF must be ready for new data (UCAxTXIFG =1). This generates a break with all bits low. UCTXBRK is automatically cleared when the start bit is generated.

### 19.3.4 Automatic Baud Rate Detection

When UCMODEx $=11$ UART mode with automatic baud rate detection is selected. For automatic baud rate detection, a data frame is preceded by a synchronization sequence that consists of a break and a synch field. A break is detected when 11 or more continuous zeros (spaces) are received. If the length of the break exceeds 21 bit times the break timeout error flag UCBTOE is set. The synch field follows the break as shown in Figure 19-5.

Figure 19-5. Auto Baud Rate Detection - Break/Synch Sequence


For LIN conformance the character format should be set to 8 data bits, LSB first, no parity and one stop bit. No address bit is available.

The synch field consists of the data 055 h inside a byte field as shown in Figure 19-6. The synchronization is based on the time measurement between the first falling edge and the last falling edge of the pattern. The transmit baud rate generator is used for the measurement if automatic baud rate detection is enabled by setting UCABDEN. Otherwise, the pattern is received but not measured. The result of the measurement is transferred into the baud rate control registers UCAxBRO, UCAxBR1, and UCAxMCTL. If the length of the synch field exceeds the measurable time the synch timeout error flag UCSTOE is set.

Figure 19-6. Auto Baud Rate Detection - Synch Field


The UCDORM bit is used to control data reception in this mode. When UCDORM is set, all characters are received but not transferred into the UCAXRXBUF, and interrupts are not generated. When a break/synch field is detected the UCBRK flag is set. The character following the break/synch field is transferred into UCAxRXBUF and the UCAXRXIFG interrupt flag is set. Any applicable error flag is also set. If the UCBRKIE bit is set, reception of the break/synch sets the UCAxRXIFG. The UCBRK bit is reset by user software or by reading the receive buffer UCAxRXBUF.

When a break/synch field is received, user software must reset UCDORM to continue receiving data. If UCDORM remains set, only the character after the next reception of a break/synch field will be received. The UCDORM bit is not modified by the USCI hardware automatically.

When UCDORM $=0$ all received characters will set the receive interrupt flag UCAxRXIF G. If UCDORM is cleared during the reception of a character the receive interrupt flag will be set after the reception is complete.

The counter used to detect the baud rate is limited to 07FFFh (32767) counts. This means the minimum baud rate detectable is 488 Baud in oversampling mode and 30 Baud in low-frequency mode.

The automatic baud rate detection mode can be used in a full-duplex communication system with some restrictions. The USCI can not transmit data while receiving the break/sync field and if a Oh byte with framing error is received any data transmitted during this time gets corrupted. The latter case can be discovered by checking the received data and the UCFE bit.

## Transmitting a Break/Synch Field

The following procedure transmits a break/synch field:

1) Set UCTXBRK with UMODEX $=11$.
2) Write 055h to UCAxTXBUF. UCAxTXBUF must be ready for new data (UCAxTXIFG = 1).
This generates a break field of 13 bits followed by a break delimiter and the synch character. The length of the break delimiter is controlled with the UCDELIMx bits. UCTXBRK is reset automatically when the synch character is transferred from UCAXTXBUF into the shift register.
3) Write desired data characters to UCAxTXBUF. UCAxTXBUF must be ready for new data (UCAxTXIFG =1).

The data written to UCAxTXBUF is transferred to the shift register and transmitted as soon as the shift register is ready for new data.

### 19.3.5 IrDA Encoding and Decoding

When UCIREN is set the IrDA encoder and decoder are enabled and provide hardware bit shaping for IrDA communication.

## IrDA Encoding

The encoder sends a pulse for every zero bit in the transmit bit stream coming from the UART as shown in Figure 19-7. The pulse duration is defined by UCIRTXPLx bits specifying the number of half clock periods of the clock selected by UCIRTXCLK.

Figure 19-7. UART vs. IrDA Data Format


To set the pulse time of $3 / 16$ bit period required by the IrDA standard the BITCLK16 clock is selected with UCIRTXCLK $=1$ and the pulse length is set to 6 half clock cycles with UCIRTXPLx $=6-1=5$.

When UCIRTXCLK $=0$, the pulse length $t_{\text {puLse }}$ is based on BRCLK and is calculated as follows:

$$
\text { UCIRTXPLX }=\mathrm{t}_{\text {PULSE }} \times 2 \times \mathrm{f}_{\text {BRCLK }}-1
$$

When the pulse length is based on BRCLK the prescaler UCBRx must to be set to a value greater or equal to 5 .

## IrDA Decoding

The decoder detects high pulses when UCIRRXPL $=0$. Otherwise it detects low pulses. In addition to the analog deglitch filter an additional programmable digital filter stage can be enabled by setting UCIRRXFE. When UCIRRXFE is set, only pulses longer than the programmed filter length are passed. Shorter pulses are discarded. The equation to program the filter length UCIRRXFLX is:

$$
\text { UCIRRXFLX }=\left(\mathrm{t}_{\text {PULSE }}-\mathrm{t}_{\text {WAKE }}\right) \times 2 \times \mathrm{f}_{\text {BRCLK }}-4
$$

where:
tpulse: Minimum receive pulse width
twake: $\quad$ Wake time from any low power mode. Zero when MSP430 is in active mode.

### 19.3.6 Automatic Error Detection

Glitch suppression prevents the USCI from being accidentally started. Any pulse on UCAxR XD shorter than the deglitch time $\mathrm{t}_{\tau}$ (approximately 150 ns ) will be ignored. See the device-specific data sheet for parameters.

When a low period on UCAxRXD exceeds $\mathrm{t}_{\tau}$ a majority vote is taken for the start bit. If the majority vote fails to detect a valid start bit the USCI halts character reception and waits for the next low period on UCAxRXD. The majority vote is also used for each bit in a character to prevent bit errors.

The USCI module automatically detects framing errors, parity errors, overrun errors, and break conditions when receiving characters. The bits UCFE, UCPE, UCOE, and UCBRK are set when their respective condition is detected. When the error flags UCFE, UCPE or UCOE are set, UCRXERR is also set. The error conditions are described in Table 19-1.

Table 19-1.R eceive Error Conditions

| Error Condition | Error <br> Flag | Description |
| :--- | :--- | :--- | Framing error | A framing error occurs when a low stop bit is |
| :--- | :--- |
| detected. When two stop bits are used, both |
| stop bits are checked for framing error. When a |
| framing error is detected, the UCFE bit is set. |
| A parity error is a mismatch between the |
| number of 1s in a character and the value of |
| the parity bit. When an address bit is included |
| in the character, it is included in the parity |
| calculation. When a parity error is detected, the |
| UCPE bit is set. |

When UCRXEIE $=0$ and a framing error, or parity error is detected, no character is received into UCAxRXBUF. When UCRXEIE $=1$, characters are received into UCAXRXBUF and any applicable error bit is set.

When UCFE, UCPE, UCOE, UCBRK, or UCRXERR is set, the bit remains set until user software resets it or UCAXRXBUF is read. UCOE must be reset by reading UCAXRXBUF. Otherwise it will not function properly. To detect overflows reliably the following flow is recommended. After a character was received and UCAXRXIFG is set, first read UCAXSTAT to check the error flags including the overflow flag UCOE. Read UCAXRXBUF next. This will clear all
error flags except UCOE if UCAXRXBUF was overwritten between the read access to UCAXSTAT and to UCAXRXBUF. So the UCOE flag should be checked after reading UCAXRXBUF to detect this condition. Note, in this case the UCRXERR flag is not set.

### 19.3.7 USCI Receive Enable

The USCI module is enabled by clearing the UCSWRST bit and the receiver is ready and in an idle state. The receive baud rate generator is in a ready state but is not clocked nor producing any clocks.

The falling edge of the start bit enables the baud rate generator and the UART state machine checks for a valid start bit. If no valid start bit is detected the UART state machine returns to its idle state and the baud rate generator is turned off again. If a valid start bit is detected a character will be received.

When the idle-line multiprocessor mode is selected with UCMODEX $=01$ the UART state machine checks for an idle line after receiving a character. If a start bit is detected another character is received. Otherwise the UCIDLE flag is set after 10 ones are received and the UART state machine returns to its idle state and the baud rate generator is turned off.

### 19.3.8 Receive Data Glitch Suppression

Glitch suppression prevents the USCI from being accidentally started. Any glitch on UCAxRXD shorter than the deglitch time $\mathrm{t}_{\tau}$ (approximately 150 ns ) will be ignored by the USCI and further action will be initiated as shown in Figure 19-8. See the device-specific data sheet for parameters.

Figure 19-8. Glitch Suppression, USCI Receive Not Started


When a glitch is longer than $t_{\tau}$, or a valid start bit occurs on UCAXRXD, the USCI receive operation is started and a majority vote is taken as shown in Figure 19-9. If the majority vote fails to detect a start bit the USCI halts character reception.

Figure 19-9. Glitch Suppression, USCI Activated


### 19.3.9 USCI Transmit Enable

The USCI module is enabled by clearing the UCSWRST bit and the transmitter is ready and in an idle state. The transmit baud rate generator is ready but is not clocked nor producing any clocks.
A transmission is initiated by writing data to UCAxTXBUF. When this occurs, the baud rate generator is enabled and the data in UCAxTXBUF is moved to the transmit shift register on the next BITCLK after the transmit shift register is empty. UCAxTXIFG is set when new data can be written into UCAxTXBUF.
Transmission continues as long as new data is available in UCAxTXBUF at the end of the previous byte transmission. If new data is not in UCAxTXBUF when the previous byte has transmitted, the transmitter returns to its idle state and the baud rate generator is turned off.

### 19.3.10 UART Baud Rate Generation

The USCI baud rate generator is capable of producing standard baud rates from non-standard source frequencies. It provides two modes of operation selected by the UCOS 16 bit.

## Low-Frequency Baud Rate Generation

The low-frequency mode is selected when UCOS $16=0$. This mode allows generation of baud rates from low frequency clock sources (e.g. 9600 baud from a 32768 Hz crystal). By using a lower input frequency the power consumption of the module is reduced. Using this mode with higher frequencies and higher prescaler settings will cause the majority votes to be taken in an increasingly smaller window and thus decrease the benefit of the majority vote.

In low-frequency mode the baud rate generator uses one prescaler and one modulator to generate bit clock timing. This combination supports fractional divisors for baud rate generation. In this mode, the maximum USCI baud rate is one-third the UART source clock frequency BRCLK.
Timing for each bit is shown in Figure 19-10. For each bit received, a majority vote is taken to determine the bit value. These samples occur at the $\mathrm{N} / 2-1 / 2$, $N / 2$, and $N / 2+1 / 2$ BRCLK periods, where $N$ is the number of BRCLKs per BITCLK.

Figure 19-10. BITCLK Baud Rate Timing with UCOS16 $=0$

m : corresponding modulation bit
$R$ : Remainder from $N / 2$ division

Modulation is based on the UCBRSx setting as shown in Table 19-2. A 1 in the table indicates that $\mathrm{m}=1$ and the corresponding BITCLK period is one BRCLK period longer than a BITCLK period with $\mathrm{m}=0$. The modulation wraps around after 8 bits but restarts with each new start bit.

Table 19-2.BITCLK Modulation Pattern

| UCBRSX | Bit 0 <br> (Start Bit) | Bit 1 | Bit 2 | Bit 3 | Bit 4 | Bit 5 | Bit 6 | Bit 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathbf{1}$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathbf{2}$ | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| $\mathbf{3}$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| $\mathbf{4}$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| $\mathbf{5}$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| $\mathbf{6}$ | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| $\mathbf{7}$ | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## Oversampling Baud Rate Generation

The oversampling mode is selected when UCOS $16=1$. This mode supports sampling a UART bit stream with higher input clock frequencies. This results in majority votes that are always $1 / 16$ of a bit clock period apart This mode also easily supports IrDA pulses with a 3/16 bit-time when the IrDA encoder and decoder are enabled.
This mode uses one prescaler and one modulator to generate the BITCLK16 clock that is 16 times faster than the BITCLK. An additional divider and modulator stage generates BITCLK from BITCLK16. This combination supports fractional divisions of both BITCLK 16 and BITCLK for baud rate
generation. In this mode, the maximum USCI baud rate is $1 / 16$ the UART source clock frequency BRCLK. When UCBRx is set to 0 or 1 the first prescaler and modulator stage is bypassed and BRCLK is equal to BITCLK16.

Modulation for BITCLK16 is based on the UCBRFx setting as shown in Table 19-3. A 1 in the table indicates that the corresponding BITCLK16 period is one BRCLK period longer than the periods $m=0$. The modulation restarts with each new bit timing.
Modulation for BITCLK is based on the UCBRSx setting as shown in Table 19-2 as previously described.

Table 19-3.BITCLK16 Modulation Pattern

| UCBRFx | Number of BITCLK16 Clocks After Last Falling BITCLK Edge |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| 00h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 01h | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 02h | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 03h | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 04h | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 05h | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 06h | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 07h | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 08h | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 09h | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| OAh | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| OBh | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| OCh | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| ODh | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| OEh | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| OFh | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

### 19.3.11 Setting a Baud Rate

For a given BRCLK clock source, the baud rate used determines the required division factor N :

$$
N=\frac{f_{\text {BRCLK }}}{\text { Baudrate }}
$$

The division factor N is often a non-integer value thus at least one divider and one modulator stage is used to meet the factor as closely as possible.

If $N$ is equal or greater than 16 the oversampling baud rate generation mode can be chosen by setting UCOS 16 .

## Low-Frequency Baud Rate Mode Setting

In the low-frequency mode, the integer portion of the divisor is realized by the prescaler:

$$
U C B R x=\operatorname{INT}(N)
$$

and the fractional portion is realized by the modulator with the following nominal formula:

$$
\operatorname{UCBRSx}=\operatorname{round}((N-\operatorname{INT}(N)) \times 8)
$$

Incrementing or decrementing the UCBRSx setting by one count may give a lower maximum bit error for any given bit. To determine if this is the case, a detailed error calculation must be performed for each bit for each UCBRSx setting.

## Oversampling Baud Rate Mode Setting

In the oversampling mode the prescaler is set to:
UCBRx = INT(N/16).
and the firststage modulator is set to:

$$
\text { UCBRFx }=\operatorname{round}(((N / 16)-\operatorname{INT}(N / 16)) \times 16)
$$

When greater accuracy is required, the UCBRSx modulator can also be implemented with values from $0-7$. To find the setting that gives the lowest maximum bit error rate for any given bit, a detailed error calculation must be performed for all settings of UCBRSx from $0-7$ with the initial UCBRFx setting and with the UCBRFx setting incremented and decremented by one.

### 19.3.12 Transmit B it Timing

The timing for each character is the sum of the individual bit timings. Using the modulation features of the baud rate generator reduces the cumulative bit error. The individual bit error can be calculated using the following steps.

## Low-Frequency Baud Rate Mode Bit Timing

In low-frequency mode, calculate the length of bit $\mathrm{i} \mathrm{T}_{\text {bit, }} \mathrm{x}[\mathrm{i}]$ based on the UCBRx and UCBRS $x$ settings:

$$
T_{\text {bit, Tx }}[i]=\frac{1}{f_{\text {BRCLK }}}\left(U C B R x+m_{U C B R S X}[i]\right)
$$

where:

$$
m_{\text {UCBRSX }}[i]: \quad \text { Modulation of bit i from Table 19-2 }
$$

## Oversampling Baud Rate Mode Bit Timing

In oversampling baud rate mode calculate the length of bit $\mathrm{T}_{\text {bit,TX }}[\mathrm{i}]$ based on the baud rate generator UCBRx, UCBRFx and UCBRS $x$ settings:

$$
T_{\text {bit, TX }}[i]=\frac{1}{f_{\text {BRCLK }}}\left(\left(16+m_{U C B R S X}[i]\right) \cdot U C B R x+\sum_{j=0}^{15} m_{U C B R F x}[j]\right)
$$

where:

$$
\sum_{j=0}^{15} m_{\text {UCBRFx }}[j]: \quad \text { Sum of ones from the corresponding row in Table 19-3 }
$$

$$
\mathrm{m}_{\text {UCBRS } x}[i]: \quad \text { Modulation of bit i from Table 19-2 }
$$

This results in an end-of-bit time $\mathrm{t}_{\mathrm{bit}, \mathrm{Tx}}[\mathrm{i}]$ equal to the sum of all previous and the current bit times:

$$
\mathrm{t}_{\mathrm{bit}, \mathrm{~T} \times}[\mathrm{i}]=\sum_{\mathrm{j}=0}^{\mathrm{i}} \mathrm{~T}_{\mathrm{bit}, \mathrm{~T}}[\mathrm{j}]
$$

To calculate bit error, this time is compared to the ideal bit time $\mathrm{t}_{\mathrm{bit}, \mathrm{ideal}, \mathrm{T} \times}[\mathrm{i}]$ :

$$
\mathrm{t}_{\text {biti,ideal, } \mathrm{Tx}}[\mathrm{i}]=\frac{1}{\text { Baudrate }}(\mathrm{i}+1)
$$

This results in an error normalized to one ideal bit time (1/baudrate):

$$
\text { Error }_{T X}[i]=\left(\mathrm{t}_{\text {bit, }, \mathrm{T}}[\mathrm{i}]-\mathrm{t}_{\text {biti,ideal,TX }}[\mathrm{i}]\right) \cdot \text { Baudrate } \cdot 100 \%
$$

### 19.3.13 Receive Bit Timing

Receive timing error consists of two error sources. The first is the bit-to-bit timing error similar to the transmit bit timing error. The second is the error between a start edge occurring and the start edge being accepted by the USCI module. Figure 19-11 shows the asynchronous timing errors between data on the UCAXRXD pin and the internal baud-rate clock. This results in an additional synchronization error. The synchronization error $\mathrm{t}_{\text {SYNC }}$ is between -0.5 BRCLKs and +0.5 BRCLKs, independent of the selected baud rate generation mode.

Figure 19-11.Receive Error


The ideal sampling time $\mathrm{t}_{\text {bitideal, } \mathrm{sx}}[\mathrm{i}]$ is in the middle of a bit period:

$$
\mathrm{t}_{\text {bitideal, } \mathrm{x}}[\mathrm{i}]=\frac{1}{\text { Baudrate }}(\mathrm{i}+0.5)
$$

The real sampling time $\mathrm{t}_{\text {bit, } x}[\mathrm{i}]$ is equal to the sum of all previous bits according to the formulas shown in the transmit timing section, plus one half BITCLK for the current bit $i$, plus the synchronization error $\mathrm{t}_{\text {SYNC }}$.

This results in the following $\mathrm{t}_{\text {bit.rx }}[\mathrm{i}]$ for the low-frequency baud rate mode

$$
\mathrm{t}_{\mathrm{bit}, \mathrm{RX}}[\mathrm{i}]=\mathrm{t}_{\mathrm{SYNC}}+\sum_{\mathrm{j}=0}^{\mathrm{i}-1} \mathrm{~T}_{\mathrm{bit}, \mathrm{RX}}[\mathrm{j}]+\frac{1}{\mathrm{f}_{\text {BRCLLK}}}\left(\operatorname{INT}\left(\frac{1}{2} \mathrm{UCBRX}\right)+\mathrm{m}_{\mathrm{UCBRSx}}[\mathrm{i}]\right)
$$

where:
$T_{\text {bit,Rx }}[i]=\frac{1}{f_{\text {BRCLK }}}\left(U C B R x+m_{\text {UCBRSx }}[i]\right)$
$\mathrm{m}_{\text {UCBRSX }}$ [i]: $\quad$ Modulation of bit i from Table 19-2

For the oversampling baud rate mode the sampling time $\mathrm{t}_{\mathrm{bit}, \mathrm{R} \times}[\mathrm{i}]$ of bit i is calculated by:

$$
\begin{aligned}
& t_{\text {bit,Rx }}[i]=t_{\text {SYNC }}+\sum_{j=0}^{i-1} T_{\text {bit,Rx }}[j] \\
& +\frac{1}{f_{B R C L K}}\left(\left(8+m_{U C B R S X}[i]\right) \cdot U C B R x+\sum_{j=0}^{7+m_{U C B R S x}[i]} m_{U C B R F}[j]\right)
\end{aligned}
$$

where:

$$
\begin{aligned}
& T_{\text {bit,RX } X}[i]=\frac{1}{f_{B R C L K}}\left(\left(16+m_{U C B R S x}[i]\right) \cdot U C B R x+\sum_{j=0}^{15} m_{U C B R F x}[j]\right) \\
& \sum_{j=0}^{7+m_{U C B R S x^{[i]}}} m_{U C B R F x}[j]: \quad \begin{array}{l}
\text { Sum of ones from columns 0-7+ } \begin{array}{l}
\text { from the corresponding row in Table 19-3 }
\end{array} \\
m_{U C B R S x}[i]:
\end{array} \quad \begin{array}{l}
\text { Modulation of bit i from Table 19-2 }
\end{array}
\end{aligned}
$$

This results in an error normalized to one ideal bit time (1/baudrate) according to the following formula:

$$
\text { Error }_{\text {RX }}[\mathrm{i}]=\left(\mathrm{t}_{\text {bit,RX }}[\mathrm{i}]-\mathrm{t}_{\text {biti,ideal,Rx }}[\mathrm{i}]\right) \cdot \text { Baudrate } \cdot 100 \%
$$

### 19.3.14 Typical B aud Rates and Errors

Standard baud rate data for UCBRx, UCBRSx and UCBRFx are listed in Table 19-4 and Table 19-5 for a $32,768 \mathrm{~Hz}$ crystal sourcing ACLK and typical SMCLK frequencies. Please ensure that the selected BRCLK frequency does not exceed the device specific maximum USCI input frequency. Please refer to the device-specific data sheet.

The receive error is the accumulated time versus the ideal scanning time in the middle of each bit. The worst case error is given for the reception of an 8 -bit character with parity and one stop bit including synchronization error.

The transmit error is the accumulated timing error versus the ideal time of the bit period. The worst case error is given for the transmission of an 8 -bit character with parity and stop bit.

Table 19-4.Commonly Used Baud Rates, Settings, and Errors, UCOS $16=0$

| BRCLK <br> Frequency <br> [Hz] | Baud <br> Rate <br> [Baud] | UCBRX | UCBRSx | UCBRFx | Max TX Error [\%] | Max RX Error [\%] |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{3 2 , 7 6 8}$ | $\mathbf{1 2 0 0}$ | 27 | 2 | 0 | -2.8 | 1.4 | -5.9 | 2.0 |
| $\mathbf{3 2 , 7 6 8}$ | $\mathbf{2 4 0 0}$ | 13 | 6 | 0 | -4.8 | 6.0 | -9.7 | 8.3 |
| $\mathbf{3 2 , 7 6 8}$ | $\mathbf{4 8 0 0}$ | 6 | 7 | 0 | -12.1 | 5.7 | -13.4 | 19.0 |
| $\mathbf{3 2 , 7 6 8}$ | $\mathbf{9 6 0 0}$ | 3 | 3 | 0 | -21.1 | 15.2 | -44.3 | 21.3 |
| $\mathbf{1 , 0 0 0 , 0 0 0}$ | $\mathbf{9 6 0 0}$ | 104 | 1 | 0 | -0.5 | 0.6 | -0.9 | 1.2 |
| $\mathbf{1 , 0 0 0 , 0 0 0}$ | $\mathbf{1 9 2 0 0}$ | 52 | 0 | 0 | -1.8 | 0 | -2.6 | 0.9 |
| $\mathbf{1 , 0 0 0 , 0 0 0}$ | $\mathbf{3 8 4 0 0}$ | 26 | 0 | 0 | -1.8 | 0 | -3.6 | 1.8 |
| $\mathbf{1 , 0 0 0 , 0 0 0}$ | $\mathbf{5 7 6 0 0}$ | 17 | 3 | 0 | -2.1 | 4.8 | -6.8 | 5.8 |
| $\mathbf{1 , 0 0 0 , 0 0 0}$ | $\mathbf{1 1 5 2 0 0}$ | 8 | 6 | 0 | -7.8 | 6.4 | -9.7 | 16.1 |
| $\mathbf{1 , 0 4 8 , 5 7 6}$ | $\mathbf{9 6 0 0}$ | 109 | 2 | 0 | -0.2 | 0.7 | -1.0 | 0.8 |
| $\mathbf{1 , 0 4 8 , 5 7 6}$ | $\mathbf{1 9 2 0 0}$ | 54 | 5 | 0 | -1.1 | 1.0 | -1.5 | 2.5 |
| $\mathbf{1 , 0 4 8 , 5 7 6}$ | $\mathbf{3 8 4 0 0}$ | 27 | 2 | 0 | -2.8 | 1.4 | -5.9 | 2.0 |
| $\mathbf{1 , 0 4 8 , 5 7 6}$ | $\mathbf{5 7 6 0 0}$ | 18 | 1 | 0 | -4.6 | 3.3 | -6.8 | 6.6 |
| $\mathbf{1 , 0 4 8 , 5 7 6}$ | $\mathbf{1 1 5 2 0 0}$ | 9 | 1 | 0 | -1.1 | 10.7 | -11.5 | 11.3 |
| $\mathbf{4 , 0 0 0 , 0 0 0}$ | $\mathbf{9 6 0 0}$ | 416 | 6 | 0 | -0.2 | 0.2 | -0.2 | 0.4 |
| $\mathbf{4 , 0 0 0 , 0 0 0}$ | $\mathbf{1 9 2 0 0}$ | 208 | 3 | 0 | -0.2 | 0.5 | -0.3 | 0.8 |
| $\mathbf{4 , 0 0 0 , 0 0 0}$ | $\mathbf{3 8 4 0 0}$ | 104 | 1 | 0 | -0.5 | 0.6 | -0.9 | 1.2 |
| $\mathbf{4 , 0 0 0 , 0 0 0}$ | $\mathbf{5 7 6 0 0}$ | 69 | 4 | 0 | -0.6 | 0.8 | -1.8 | 1.1 |
| $\mathbf{4 , 0 0 0 , 0 0 0}$ | $\mathbf{1 1 5 2 0 0}$ | 34 | 6 | 0 | -2.1 | 0.6 | -2.5 | 3.1 |
| $\mathbf{4 , 0 0 0 , 0 0 0}$ | $\mathbf{2 3 0 4 0 0}$ | 17 | 3 | 0 | -2.1 | 4.8 | -6.8 | 5.8 |
| $\mathbf{8 , 0 0 0 , 0 0 0}$ | $\mathbf{9 6 0 0}$ | 833 | 2 | 0 | -0.1 | 0 | -0.2 | 0.1 |
| $\mathbf{8 , 0 0 0 , 0 0 0}$ | $\mathbf{1 9 2 0 0}$ | 416 | 6 | 0 | -0.2 | 0.2 | -0.2 | 0.4 |
| $\mathbf{8 , 0 0 0 , 0 0 0}$ | $\mathbf{3 8 4 0 0}$ | 208 | 3 | 0 | -0.2 | 0.5 | -0.3 | 0.8 |
| $\mathbf{8 , 0 0 0 , 0 0 0}$ | $\mathbf{5 7 6 0 0}$ | 138 | 7 | 0 | -0.7 | 0 | -0.8 | 0.6 |
| $\mathbf{8 , 0 0 0 , 0 0 0}$ | $\mathbf{1 1 5 2 0 0}$ | 69 | 4 | 0 | -0.6 | 0.8 | -1.8 | 1.1 |
| $\mathbf{8 , 0 0 0 , 0 0 0}$ | $\mathbf{2 3 0 4 0 0}$ | 34 | 6 | 0 | -2.1 | 0.6 | -2.5 | 3.1 |
| $\mathbf{8 , 0 0 0 , 0 0 0}$ | $\mathbf{4 6 0 8 0 0}$ | 17 | 3 | 0 | -2.1 | 4.8 | -6.8 | 5.8 |
| $\mathbf{1 2 , 0 0 0 , 0 0 0}$ | $\mathbf{9 6 0 0}$ | 1250 | 0 | 0 | 0 | 0 | -0.05 | 0.05 |
| $\mathbf{1 2 , 0 0 0 , 0 0 0}$ | $\mathbf{1 9 2 0 0}$ | 625 | 0 | 0 | 0 | 0 | -0.2 | 0 |
| $\mathbf{1 2 , 0 0 0 , 0 0 0}$ | $\mathbf{3 8 4 0 0}$ | 312 | 4 | 0 | -0.2 | 0 | -0.2 | 0.2 |
| $\mathbf{1 2 , 0 0 0 , 0 0 0}$ | $\mathbf{5 7 6 0 0}$ | 208 | 2 | 0 | -0.5 | 0.2 | -0.6 | 0.5 |
| $\mathbf{1 2 , 0 0 0 , 0 0 0}$ | $\mathbf{1 1 5 2 0 0}$ | 104 | 1 | 0 | -0.5 | 0.6 | -0.9 | 1.2 |
| $\mathbf{1 2 , 0 0 0 , 0 0 0}$ | $\mathbf{2 3 0 4 0 0}$ | 52 | 0 | 0 | -1.8 | 0 | -2.6 | 0.9 |

Table 19-4.Commonly Used Baud Rates, Settings, and Errors, UCOS16 = 0 (Continued)

| BRCLK <br> Frequency <br> [Hz] | Baud <br> Rate <br> [Baud] | UCBRx | UCBRSx | UCBRFx | Max TX Error [\%] | Max RX Error [\%] |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1 6 , 0 0 0 , 0 0 0 ~}$ | $\mathbf{9 6 0 0}$ | 1666 | 6 | 0 | -0.05 | 0.05 | -0.05 | 0.1 |
| $\mathbf{1 6 , 0 0 0 , 0 0 0}$ | $\mathbf{1 9 2 0 0}$ | 833 | 2 | 0 | -0.1 | 0.05 | -0.2 | 0.1 |
| $\mathbf{1 6 , 0 0 0 , 0 0 0}$ | $\mathbf{3 8 4 0 0}$ | 416 | 6 | 0 | -0.2 | 0.2 | -0.2 | 0.4 |
| $\mathbf{1 6 , 0 0 0 , 0 0 0}$ | $\mathbf{5 7 6 0 0}$ | 277 | 7 | 0 | -0.3 | 0.3 | -0.5 | 0.4 |
| $\mathbf{1 6 , 0 0 0 , 0 0 0}$ | $\mathbf{1 1 5 2 0 0}$ | 138 | 7 | 0 | -0.7 | 0 | -0.8 | 0.6 |
| $\mathbf{1 6 , 0 0 0 , 0 0 0}$ | $\mathbf{2 3 0 4 0 0}$ | 69 | 4 | 0 | -0.6 | 0.8 | -1.8 | 1.1 |
| $\mathbf{1 6 , 0 0 0 , 0 0 0}$ | $\mathbf{4 6 0 8 0 0}$ | 34 | 6 | 0 | -2.1 | 0.6 | -2.5 | 3.1 |

Table 19-5. Commonly Used Baud Rates, Settings, and Errors, UCOS $16=1$

| BRCLK <br> frequency <br> [Hz] | Baud <br> Rate <br> [Baud] | UCBRx | UCBRSx | UCBRFx | Max. TX Error [\%] | Max. RX E rror [\%] |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1 , 0 0 0 , 0 0 0}$ | $\mathbf{9 6 0 0}$ | 6 | 0 | 8 | -1.8 | 0 | -2.2 | 0.4 |
| $\mathbf{1 , 0 0 0 , 0 0 0}$ | $\mathbf{1 9 2 0 0}$ | 3 | 0 | 4 | -1.8 | 0 | -2.6 | 0.9 |
| $\mathbf{1 , 0 4 8 , 5 7 6}$ | $\mathbf{9 6 0 0}$ | 6 | 0 | 13 | -2.3 | 0 | -2.2 | 0.8 |
| $\mathbf{1 , 0 4 8 , 5 7 6}$ | $\mathbf{1 9 2 0 0}$ | 3 | 1 | 6 | -4.6 | 3.2 | -5.0 | 4.7 |
| $\mathbf{4 , 0 0 0 , 0 0 0}$ | $\mathbf{9 6 0 0}$ | 26 | 0 | 1 | 0 | 0.9 | 0 | 1.1 |
| $\mathbf{4 , 0 0 0 , 0 0 0}$ | $\mathbf{1 9 2 0 0}$ | 13 | 0 | 0 | -1.8 | 0 | -1.9 | 0.2 |
| $\mathbf{4 , 0 0 0 , 0 0 0}$ | $\mathbf{3 8 4 0 0}$ | 6 | 0 | 8 | -1.8 | 0 | -2.2 | 0.4 |
| $\mathbf{4 , 0 0 0 , 0 0 0}$ | $\mathbf{5 7 6 0 0}$ | 4 | 5 | 3 | -3.5 | 3.2 | -1.8 | 6.4 |
| $\mathbf{4 , 0 0 0 , 0 0 0}$ | $\mathbf{1 1 5 2 0 0}$ | 2 | 3 | 2 | -2.1 | 4.8 | -2.5 | 7.3 |
| $\mathbf{8 , 0 0 0 , 0 0 0}$ | $\mathbf{9 6 0 0}$ | 52 | 0 | 1 | -0.4 | 0 | -0.4 | 0.1 |
| $\mathbf{8 , 0 0 0 , 0 0 0}$ | $\mathbf{1 9 2 0 0}$ | 26 | 0 | 1 | 0 | 0.9 | 0 | 1.1 |
| $\mathbf{8 , 0 0 0 , 0 0 0}$ | $\mathbf{3 8 4 0 0}$ | 13 | 0 | 0 | -1.8 | 0 | -1.9 | 0.2 |
| $\mathbf{8 , 0 0 0 , 0 0 0}$ | $\mathbf{5 7 6 0 0}$ | 8 | 0 | 11 | 0 | 0.88 | 0 | 1.6 |
| $\mathbf{8 , 0 0 0 , 0 0 0}$ | $\mathbf{1 1 5 2 0 0}$ | 4 | 5 | 3 | -3.5 | 3.2 | -1.8 | 6.4 |
| $\mathbf{8 , 0 0 0 , 0 0 0}$ | $\mathbf{2 3 0 4 0 0}$ | 2 | 3 | 2 | -2.1 | 4.8 | -2.5 | 7.3 |
| $\mathbf{1 2 , 0 0 0 , 0 0 0}$ | $\mathbf{9 6 0 0}$ | 78 | 0 | 2 | 0 | 0 | -0.05 | 0.05 |
| $\mathbf{1 2 , 0 0 0 , 0 0 0}$ | $\mathbf{1 9 2 0 0}$ | 39 | 0 | 1 | 0 | 0 | 0 | 0.2 |
| $\mathbf{1 2 , 0 0 0 , 0 0 0}$ | $\mathbf{3 8 4 0 0}$ | 19 | 0 | 8 | -1.8 | 0 | -1.8 | 0.1 |
| $\mathbf{1 2 , 0 0 0 , 0 0 0}$ | $\mathbf{5 7 6 0 0}$ | 13 | 0 | 0 | -1.8 | 0 | -1.9 | 0.2 |
| $\mathbf{1 2 , 0 0 0 , 0 0 0}$ | $\mathbf{1 1 5 2 0 0}$ | 6 | 0 | 8 | -1.8 | 0 | -2.2 | 0.4 |
| $\mathbf{1 2 , 0 0 0 , 0 0 0}$ | $\mathbf{2 3 0 4 0 0}$ | 3 | 0 | 4 | -1.8 | 0 | -2.6 | 0.9 |
| $\mathbf{1 6 , 0 0 0 , 0 0 0}$ | $\mathbf{9 6 0 0}$ | 104 | 0 | 3 | 0 | 0.2 | 0 | 0.3 |
| $\mathbf{1 6 , 0 0 0 , 0 0 0}$ | $\mathbf{1 9 2 0 0}$ | 52 | 0 | 1 | -0.4 | 0 | -0.4 | 0.1 |
| $\mathbf{1 6 , 0 0 0 , 0 0 0}$ | $\mathbf{3 8 4 0 0}$ | 26 | 0 | 1 | 0 | 0.9 | 0 | 1.1 |
| $\mathbf{1 6 , 0 0 0 , 0 0 0}$ | $\mathbf{5 7 6 0 0}$ | 17 | 0 | 6 | 0 | 0.9 | -0.1 | 1.0 |
| $\mathbf{1 6 , 0 0 0 , 0 0 0}$ | $\mathbf{1 1 5 2 0 0}$ | 8 | 0 | 11 | 0 | 0.9 | 0 | 1.6 |
| $\mathbf{1 6 , 0 0 0 , 0 0 0}$ | $\mathbf{2 3 0 4 0 0}$ | 4 | 5 | 3 | -3.5 | 3.2 | -1.8 | 6.4 |
| $\mathbf{1 6 , 0 0 0 , 0 0 0}$ | $\mathbf{4 6 0 8 0 0}$ | 2 | 3 | 2 | -2.1 | 4.8 | -2.5 | 7.3 |
|  |  |  |  |  |  |  |  |  |

### 19.3.15 Using the USCI Module in UART Mode with Low-Power Modes

The USCI module provides automatic clock activation for SMCLK for use with low-power modes. When SMCLK is the USCI clock source, and is inactive because the device is in a low-power mode, the USCI module automatically activates it when needed, regardless of the control-bit settings for the clock source. The clock remains active until the USCI module returns to its idle condition. After the USCI module returns to the idle condition, control of the clock source reverts to the settings of its control bits. Automatic clock activation is not provided for ACLK.

When the USCI module activates an inactive clock source, the clock source becomes active for the whole device and any peripheral configured to use the clock source may be affected. For example, a timer using SMCLK will increment while the USCI module forces SMCLK active.

### 19.3.16 USCI Interrupts

The USCI has one interrupt vector for transmission and one interrupt vector for reception.

## USCI Transmit Interrupt Operation

The UCAxTXIFG interrupt flag is set by the transmitter to indicate that UCAXTXBUF is ready to accept another character. An interrupt request is generated if UCAXTXIE and GIE are also set. UCAXTXIFG is automatically reset if a character is written to UCAXTXBUF.

UCAXTXIF G is set after a PUC or when UCSWRST $=1$. UCAXTXIE is reset after a PUC or when UCSWRST $=1$.

## USCI Receive Interrupt Operation

The UCAXRXIFG interrupt flag is set each time a character is received and loaded into UCAXRXBUF. An interrupt request is generated if UCAxRXIE and GIE are also set. UCAXRXIFG and UCAXRXIE are reset by a system reset PUC signal or when UCSWRST $=1$. UCAXRXIFG is automatically reset when UCAXRXBUF is read.

Additional interrupt control features include:
$\square$ When UCAxRXEIE $=0$ erroneous characters will not set UCAxRXIFG.

- When UCDORM $=1$, non-address characters will not set UCAxRXIFG in multiprocessor modes. In plain UART mode no characters will set UCAxRXIFG.
- When UCBRKIE = 1 a break condition will set the UCBRK bit and the UCAxRXIFG flag.


## USCI Interrupt Usage

USCI_Ax and USCI_Bx share the same interrupt vectors. The receive interrupt flags UCAxRXIFG and UCBxRXIFG are routed to one interrupt vector, the transmit interrupt flags UCAxTXIFG and UCBxTXIFG share another interrupt vector.

## Shared Interrupt Vectors S oftware Example

The following software example shows an extract of an interrupt service routine to handle data receive interrupts from USCI_A0 in either UART or SPI mode and USCI_BO in SPI mode.

USCIAO_RX_USCIBO_RX_ISR
BIT.B \#UCAORXIFG, \&IFG2 ; USCI_AO Receive Interrupt?
JNZ USCIAO_RX_ISR
USCIBO_RX_ISR?
; Read UCBORXBUF (clears UCBORXIFG)

RETI
USCIAO_RX_ISR
; Read UCAORXBUF (clears UCAORXIFG)

RETI

The following software example shows an extract of an interrupt service routine to handle data transmit interrupts from USCI_A0 in either UART or SPI mode and USCI_BO in SPI mode.

USCIAO_TX_USCIBO_TX_ISR
BIT.B \#UCAOTXIFG, \&IFG2 ; USCI_AO Transmit Interrupt?
JNZ USCIAO_TX_ISR
USCIBO_TX_ISR
; Write UCBOTXBUF (clears UCBOTXIFG)
RETI
USCIAO TX I SR
; Write UCAOTXBUF (clears UCAOTXIFG)

RETI

### 19.4 USCI Registers: UART Mode

The USCI registers applicable in UART mode are listed in Table 19-6 and Table 19-7.

Table 19-6.USCI_A0 Control and Status Registers

| Register | Short Form | Register Type | Address | Initial State |
| :---: | :---: | :---: | :---: | :---: |
| USCI_A0 control register 0 | UCAOCTLO | Read/write | 060h | Reset with PUC |
| USCI_A0 control register 1 | UCA0CTL1 | Read/write | 061h | 001h with PUC |
| USCI_A0 Baud rate control register 0 | UCAOBR 0 | Read/write | 062h | Reset with PUC |
| USCI_A0 Baud rate control register 1 | UCAOBR1 | Read/write | 063h | Reset with PUC |
| USCI_A0 modulation control register | UCAOMCTL | Read/write | 064h | Reset with PUC |
| USCI_A0 status register | UCAOSTAT | Read/write | 065h | Reset with PUC |
| USCI_A0 Receive buffer register | UCAORXBUF | Read | 066h | Reset with PUC |
| USCI_A0 Transmit buffer register | UCAOTXBUF | Read/write | 067h | Reset with PUC |
| USCI_A0 Auto Baud control register | UCAOABCTL | Read/write | 05Dh | Reset with PUC |
| USCI_A0 IrDA Transmit control register | UCAOIRTCTL | Read/write | 05Eh | Reset with PUC |
| USCI_A0 IrDA Receive control register | UCAOIRRCTL | Read/write | 05Fh | Reset with PUC |
| SFR interrupt enable register 2 | IE 2 | Read/write | 001h | Reset with PUC |
| SFR interrupt flag register 2 | IFG2 | Read/write | 003h | 00Ah with PUC |
| Note: Modifying SFR bits <br> To avoid modifying control bits of other modules, it is recommended to set or clear the IEx and IFG $x$ bits using BIS.B or BI C. B instructions, rather than MOV. B or CLR. B instructions. |  |  |  |  |
|  |  |  |  |  |

Table 19-7.USCI_A1 Control and Status Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| USCI_A1 control register 0 | UCA1CTL0 | Read/write | 0D0h | Reset with PUC |
| USCI_A1 control register 1 | UCA1CTL1 | Read/write | OD1h | 001h with PUC |
| USCI_A1 Baud rate control register 0 | UCA1BR0 | Read/write | 0D2h | Reset with PUC |
| USCI_A1 Baud rate control register 1 | UCA1BR1 | Read/write | 0D3h | Reset with PUC |
| USCI_A1 modulation control register | UCA1MCTL | Read/write | 0D4h | Reset with PUC |
| USCI_A1 status register | UCA1STAT | Read/write | 0D5h | Reset with PUC |
| USCI_A1 Receive buffer register | UCA1RXBUF | Read | 0D6h | Reset with PUC |
| USCI_A1 Transmit buffer register | UCA1TXBUF | Read/write | 0D7h | Reset with PUC |
| USCI_A1 Auto Baud control register | UCA1ABCTL | Read/write | 0CDh | Reset with PUC |
| USCI_A1 IrDA Transmit control register | UCA1IRTCTL | Read/write | 0CEh | Reset with PUC |
| USCI_A1 IrDA Receive control register | UCA1IRRCTL | Read/write | 0CFh | Reset with PUC |
| USCI_A1/B1 interrupt enable register | UC1IE | Read/write | 006h | Reset with PUC |
| USCI_A1/B1 interrupt flag register | UC1IFG | Read/write | 007h | 00Ah with PUC |

## UCAxCTLO, USCI_Ax C ontrol Register 0



## UCAxCTL1, USCI_Ax Control Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UCSSELX |  | UCRXEIE | UCBRKIE | UCDORM | UCTXADDR | UCTXBRK | UCSWRST |
| rw-0 | rw-0 | rw-0 rw-0 |  | rw-0 | rw-0 | rw-0 | rw-1 |
| UCSSELX | $\begin{aligned} & \text { Bits } \\ & 7-6 \end{aligned}$ | USCI clock s 00 UCLK 01 ACLK 10 SMCLK 11 SMCLK | rce selec | hese bits | elect the | LK source | clock. |
| UCRXEIE | Bit 5 | Receive erroneous-character interrupt-enable <br> 0 E rroneous characters rejected and UCAxRXIFG is not set <br> 1 Erroneous characters received will set UCAxRXIFG |  |  |  |  |  |
| UCBRKIE | Bit 4 | ```Receive break character interrupt-enable 0 Received break characters do not set UCAxRXIFG. 1 Received break characters set UCAxRXIFG.``` |  |  |  |  |  |
| UCDORM | Bit 3 | Dormant. Puts USCI into sleep mode. <br> 0 Not dormant. All received characters will set UCAxRXIFG. <br> 1 Dormant. Only characters that are preceded by an idle-line or with address bit set will set UCAxR XIFG. In UART mode with automatic baud rate detection only the combination of a break and synch field will set UCAxRXIFG. |  |  |  |  |  |
| UCTXADDR | Bit 2 | Transmit address. Next frame to be transmitted will be marked as address depending on the selected multiprocessor mode. <br> 0 Next frame transmitted is data <br> 1 Next frame transmitted is an address |  |  |  |  |  |
| UCTXBRK | Bit 1 | Transmit break. Transmits a break with the next write to the transmit buffer. In UART mode with automatic baud rate detection 055 h must be written into UCAXTXBUF to generate the required break/synch fields. Otherwise Oh must be written into the transmit buffer. <br> 0 Next frame transmitted is not a break <br> 1 Next frame transmitted is a break or a break/synch |  |  |  |  |  |
| UCSWRST | Bit 0 | Software reset enable <br> 0 Disabled. USCI reset released for operation. <br> 1 Enabled. USCI logic held in reset state. |  |  |  |  |  |

UCAxBRO, USCI_Ax Baud Rate Control Register 0

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | UCBRX- low byte |  |  |  |  |
| $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |

UCAxBR1, USCI_Ax Baud Rate Control Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | UCBRX - high byte |  |  |  |  |
| $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |

UCBRX Clock prescaler setting of the Baud rate generator. The 16 -bit value of (UCAxBR $0+U C A \times B R 1 \times 256$ ) forms the prescaler value UCBRx.

UCAxMCTL, USCI_Ax Modulation Control Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UCBRFX |  |  |  | UCBRSX |  |  | UCOS 16 |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |


| UCBRFX | Bits <br> $7-4$ | First modulation stage select. These bits determine the modulation pattern <br> for BITCLK16 when UCOS16 $=1$. |
| :--- | :--- | :--- |
| shows the modulation pattern. |  |  |

## UCAxSTAT, USCI_Ax Status Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UCLISTEN | UCFE | UCOE | UCPE | UCBRK | UCRXERR | $\underset{\substack{\text { UCADDR } \\ \text { UCIDLE }}}{\text { den }}$ | UCBUSY |
| rw-0 | rw-0 | rw-0 rw-0 |  | rw-0 | rw-0 | rw-0 | r-0 |
| UCLISTEN | Bit 7 | Listen enable. The UCLISTEN bit selects loopback mode. <br> 0 Disabled <br> 1 Enabled. UCAXTXD is internally fed back to the receiver. |  |  |  |  |  |
| UCFE | Bit 6 | Framing error flag$0 \quad$ No error$1 \quad$ Character received with low stop bit |  |  |  |  |  |
| UCOE | Bit 5 | Overrun error flag. This bit is set when a character is transferred into UCAXRXBUF before the previous character was read. UCOE is cleared automatically when UCXRXBUF is read, and must not be cleared by software. Otherwise, it will not function correctly. <br> 0 No error <br> 1 Overrun error occurred |  |  |  |  |  |
| UCPE | Bit 4 | Parity error flag. When UCPEN $=0$, UCPE is read as 0 . <br> 0 No error <br> 1 Character received with parity error |  |  |  |  |  |
| UCBRK | Bit 3 | Break detect flag <br> 0 No break condition <br> 1 Break condition occurred |  |  |  |  |  |
| UCRXERR | Bit 2 | Receive error flag. This bit indicates a character was received with error(s). When UCRXERR $=1$, on or more error flags (UCFE, UCPE, UCOE) is also set. UCRXERR is cleared when UCAXRXBUF is read. <br> 0 No receive errors detected <br> 1 Receive error detected |  |  |  |  |  |
| UCADDR | Bit 1 | Address received in address-bit multiprocessor mode. <br> 0 Received character is data <br> 1 Received character is an address |  |  |  |  |  |
| UCIDLE |  | Idle line detected in idle-line multiprocessor mode. <br> $0 \quad$ No idle line detected <br> 1 Idle line detected |  |  |  |  |  |
| UCBUSY | Bit 0 | USCI busy. This bit indicates if a transmit or receive operation is in progress. <br> 0 USCI inactive <br> 1 USCI transmitting or receiving |  |  |  |  |  |

## UCAxRXBUF, USCI_Ax Receive Buffer Register

| UCRXBUFX |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $r$ | r | r | r | r | r | r | r |
| UCRXBUFX | $\begin{aligned} & \text { Bits } \\ & 7-0 \end{aligned}$ | The receive-data buffer is user accessible and contains the last received character from the receive shift register. Reading UCAxRXBUF resets the receive-error bits, the UCADDR or UCIDLE bit, and UCAXRXIF G. In 7-bit data mode, UCAxRXBUF is LSB justified and the MSB is always reset. |  |  |  |  |  |

## UCAxTXB UF, USCI_Ax Transmit Buffer Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| uctibufx |  |  |  |  |  |  |  |
| rw | rw | rw | rw | rw | rw | rw | rw |
| UCTXBUFX | $\begin{aligned} & \text { Bits } \\ & 7-0 \end{aligned}$ | The transmit data buffer is user accessible and holds the data waiting to be moved into the transmit shift register and transmitted on UCAXTXD. Writing to the transmit data buffer clears UCAxTXIFG. The MSB of UCAxTXBUF is not used for 7-bit data and is reset. |  |  |  |  |  |

## UCAxIRTCTL, USCI_Ax IrDA Transmit C ontrol Register



UCAxIRRCTL, USCI_Ax IrDA Receive Control Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UCIRRXFLx |  |  |  |  |  | UCIRRXPL | UCIRRXFE |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |


| UCIRRXFLX | Bits |
| :--- | :--- | :--- |
| $7-2$ |  | | Receive filter length. The minimum pulse length for receive is given by: |
| :--- |
| $\mathrm{t}_{\text {MIN }}=(U C \operatorname{RRXFLX}+4) /\left(2 \times \mathrm{f}_{\text {BRCLK }}\right)$ |

UCAxABCTL, USCI_Ax Auto Baud Rate Control Register


## IE2, Interrupt Enable Register 2



Bits These bits may be used by other modules. See device-specific data sheet.
7-2
UCAOTXIE Bit 1 USCI_A0 transmit interrupt enable
0 Interrupt disabled
1 Interrupt enabled
UCAORXIE Bit $0 \quad$ USCI_A0 receive interrupt enable
0 Interrupt disabled
1 Interrupt enabled

IF G2, Interrupt Flag Register 2

rw-1
rw-0

|  | $\begin{aligned} & \text { Bits } \\ & 7-2 \end{aligned}$ | These bits may be used by other modules (see the device-specific data sheet). |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { UCAO } \\ & \text { TXIFG } \end{aligned}$ | Bit 1 | USCI_AO transmit interrupt flag. UCAOTXIFG is set when UCAOTXBUF is empty. |
|  |  | 0 No interrupt pending |
|  |  | 1 Interrupt pending |
| UCAO <br> RXIFG | Bit 0 | USCI_AO receive interrupt flag. UCAORXIFG is set when UCAORXBUF has received a complete character. |
|  |  | 0 No interrupt pending |
|  |  | 1 Interrupt pending |

## UC 1IE, USCI_A1 Interrupt Enable Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused | Unused | Unused | Unused |  |  | UCA1TXIE | UCA1RXIE |
| $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ |  |  |


| Unused | Bits <br> $7-4$ | Unused |
| :--- | :--- | :--- |
|  |  |  |
|  | Bits |  |
| $3-2$ |  |  |$\quad$| These bits may be used by other USCI modules (see the device-specific data |
| :--- |
| sheet). |

## UC 1IFG, USCI_A1 Interrupt Flag Register

| 7 | 6 | 5 | 4 | 2 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| Unused | $\begin{aligned} & \text { Bits } \\ & 7-4 \end{aligned}$ | Unused |
| :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Bits } \\ & 3-2 \end{aligned}$ | These bits may be used by other USCI modules (see the device-specific data sheet). |
| $\begin{aligned} & \text { UCA1 } \\ & \text { TXIFG } \end{aligned}$ | Bit 1 | USCI_A1 transmit interrupt flag. UCA1TXIFG is set when UCA1TXBUF is empty. <br> 0 No interrupt pending <br> 1 Interrupt pending |
| UCA1 <br> RXIFG | Bit 0 | USCI_A1 receive interrupt flag. UCA1RXIFG is set when UCA1RXBUF has received a complete character. <br> $0 \quad$ No interrupt pending <br> 1 Interrupt pending |

## Chapter 20

## Universal Serial Communication Interface, SPI Mode

The universal serial communication interface (USCI) supports multiple serial communication modes with one hardware module. This chapter discusses the operation of the synchronous peripheral interface or SPI mode.
Topic Page
20.1 USCI Overview ..... 20-2
20.2 USCI Introduction: SPI Mode ..... 20-3
20.3 USCI Operation: SPI Mode ..... 20-5
20.4 USCI Registers: SPI Mode ..... 20-14

### 20.1 USCI Overview

The universal serial communication interface (USCI) modules support multiple serial communication modes. Different USCI modules support different modes. Each different USCI module is named with a different letter. F or example, USCI_A is different from USCI_B, etc. If more than one identical USCI module is implemented on one device, those modules are named with incrementing numbers. For example, if one device has two USCI_A modules, they are named USCI_A0 and USCI_A1. See the device-specific data sheet to determine which USCI modules, if any, are implemented on which devices.

The USCI_Ax modules support:

- UART mode
- Pulse shaping for IrDA communications
- Automatic baud rate detection for LIN communications

SPI mode
The USCI_Bx modules support:

- $1^{2} \mathrm{C}$ mode

SPI mode

### 20.2 USCI Introduction: SPI Mode

In synchronous mode, the USCI connects the MSP430 to an external system via three or four pins: UCxSIMO, UC xSOMI, UCxCLK, and UCxSTE. SPI mode is selected when the UCSYNC bit is set and SPI mode (3-pin or 4 -pin) is selected with the UCMODEx bits.

SPI mode features include:

- 7-or 8-bit data length
- LSB-first or MSB-first data transmit and receive
- 3-pin and 4-pin SPI operation
- Master or slave modes
$\square$ Independent transmit and receive shift registers
- Separate transmit and receive buffer registers
- Continuous transmit and receive operation
- Selectable clock polarity and phase control
- Programmable clock frequency in master mode
- Independent interrupt capability for receive and transmit
- Slave operation in LP M4

Figure 20-1 shows the USCI when configured for SPI mode.

Figure 20-1. USCI Block Diagram: SPI Mode


### 20.3 USCI Operation: SPI Mode

In SPI mode, serial data is transmitted and received by multiple devices using a shared clock provided by the master. An additional pin, UCxSTE, is provided to enable a device to receive and transmit data and is controlled by the master.

Three or four signals are used for SPI data exchange:

- UCxSIMO Slave in, master out

Master mode: UCxSIMO is the data output line. Slave mode: UCxSIMO is the data input line.

- UCxSOMI Slave out, master in Master mode: UCxSOMI is the data input line. Slave mode: UCxSOMI is the data output line.
- UCXCLK USCISPIclock

Master mode: UCxCLK is an output. Slave mode: UCxCLK is an input.

- UCxSTE Slave transmit enable. Used in 4-pin mode to allow multiple masters on a single bus. Not used in 3-pin mode. Table 20-1 describes the UCxSTE operation.

Table 20-1.UCxSTE Operation

| UCMODEx | UCxSTE Active State | UCxSTE | Slave | Master |
| :---: | :--- | :---: | :--- | :--- | :--- |
| 01 | high | 0 | inactive | active |
|  |  | 1 | active | inactive |
| 10 | low | 0 | active | inactive |
|  |  | 1 | inactive | active |

### 20.3.1 USCI Initialization and Reset

The USCI is reset by a PUC or by the UCSWRST bit. After a PUC, the UCSWRST bit is automatically set, keeping the USCI in a reset condition. When set, the UCSWRST bit resets the UCxRXIE, UCxTXIE, UCxRXIFG, UCOE, and UCFE bits and sets the UCXTXIFG flag. Clearing UCSWRST releases the USCI for operation.

## Note: Initializing or Re-Configuring the USCI Module

The recommended USCI initialization/re-configuration process is:

1) Set UCSWRST (BIS.B \#UCSWRST, \&UCXCTL1)
2) Initialize all USCI registers with UCSWRST=1 (including UCxCTL1)
3) Configure ports.
4) Clear UCSWRST via software (BIC.B \#UCSWRST, \&UCXCTL1)
5) Enable interrupts (optional) via UCXRXIE and/or UCXTXIE

### 20.3.2 Character Format

The USCI module in SPI mode supports 7- and 8-bit character lengths selected by the UC7BIT bit. In 7-bit data mode, UC XRXBUF is LSB justified and the MSB is always reset. The UCMSB bit controls the direction of the transfer and selects LSB or MSB first.

## Note: Default Character Format

The default SPI character transmission is LSB first. For communication with other SPI interfaces it MSB-first mode may be required.

## Note: Character Format for Figures

Figures throughout this chapter use MSB first format.

### 20.3.3 Master Mode

Figure 20-2. USCI Master and External Slave


Figure 20-2 shows the USCI as a master in both 3 -pin and 4 -pin configurations. The USCI initiates data transfer when data is moved to the transmit data buffer UCXTXBUF. The UCXTXBUF data is moved to the TX shift register when the TX shift register is empty, initiating data transfer on UCXSIMO starting with either the most-significant or least-significant bit depending on the UCMSB setting. Data on UCXSOMI is shifted into the receive shift register on the opposite clock edge. When the character is received, the receive data is moved from the RX shift register to the received data buffer UCXRXBUF and the receive interrupt flag, UCxRXIFG, is set, indicating the $R X / T X$ operation is complete.

A set transmit interrupt flag, UCXTXIF G, indicates that data has moved from UCXTXBUF to the TX shift register and UCxTXBUF is ready for new data. It does not indicate RX/TX completion.

To receive data into the USCI in master mode, data must be written to UCXTXBUF because receive and transmit operations operate concurrently.

## Four-Pin SPI Master Mode

In 4-pin master mode, UCxSTE is used to prevent conflicts with another master and controls the master as described in Table 20-1. When UCxSTE is in the master-inactive state:

- UCXSIMO and UCxCLK are set to inputs and no longer drive the bus
- The error bit UCFE is set indicating a communication integrity violation to be handled by the user.
- The internal state machines are reset and the shift operation is aborted.

If data is written into UCxTXBUF while the master is held inactive by UCxSTE, it will be transmit as soon as UCXSTE transitions to the master-active state. If an active transfer is aborted by UCxSTE transitioning to the master-inactive state, the data must be re-written into UCXTXBUF to be transferred when UCxSTE transitions back to the master-active state. The UCXSTE input signal is not used in 3 -pin master mode.

### 20.3.4 Slave Mode

Figure 20-3. USCI Slave and External Master


Figure 20-3 shows the USCI as a slave in both 3-pin and 4-pin configurations. UCXCLK is used as the input for the SPI clock and must be supplied by the external master. The data-transfer rate is determined by this clock and not by the internal bit clock generator. Data written to UCxTXBUF and moved to the TX shift register before the start of UCxCLK is transmitted on UCxSOMI. Data on UCXSIMO is shifted into the receive shift register on the opposite edge of UCxCLK and moved to UCxRXBUF when the set number of bits are received. When data is moved from the RX shift register to UCxRXBUF, the UCxRXIFG interrupt flag is set, indicating that data has been received. The overrun error bit, UCOE, is set when the previously received data is not read from UCxRXBUF before new data is moved to UCxRXBUF.

Four-Pin SPI Slave Mode
In 4-pin slave mode, UCxSTE is used by the slave to enable the transmit and receive operations and is provided by the SPI master. When UCxSTE is in the slave-active state, the slave operates normally. When UCxSTE is in the slave-inactive state:

- Any receive operation in progress on UCXSIMO is halted
- UCxSOMI is set to the input direction
$\square$ The shift operation is halted until the UCXSTE line transitions into the slave transmit active state.

The UCxSTE input signal is not used in 3-pin slave mode.

### 20.3.5 SPI Enable

When the USCI module is enabled by clearing the UCSWRST bit it is ready to receive and transmit. In master mode the bit clock generator is ready, but is not clocked nor producing any clocks. In slave mode the bit clock generator is disabled and the clock is provided by the master.

A transmit or receive operation is indicated by UCBUSY $=1$. The UCBUSY flag is set by writing UCxTXBUF in master mode and in slave mode with UCCKPH=1. In slave mode with UCCKPH=O UCBUSY is set with the first UCLK edge. UCBUSY is reset by the following conditions:

I In master mode when transfer completed and UCXTXBUF empty.
In slave mode with UCCKPH=0 when transfer completed.
I In slave mode with UCCKPH=1 when transfer completed and UCXTXBUF empty.

A PUC or set UCSWRST bit disables the USCI immediately and any active transfer is terminated.

## Transmit Enable

In master mode, writing to UCXTXBUF activates the bit clock generator and the data will begin to transmit.

In slave mode, transmission begins when a master provides a clock and, in 4 -pin mode, when the UCXSTE is in the slave-active state.

## Receive Enable

The SPI receives data when a transmission is active. Receive and transmit operations operate concurrently.

### 20.3.6 Serial Clock Control

UCxCLK is provided by the master on the SPI bus. When UCMST $=1$, the bit clock is provided by the USCI bit clock generator on the UCxCLK pin. The clock used to generate the bit clock is selected with the UCSSELx bits. When UCMST $=0$, the USCI clock is provided on the UCxCLK pin by the master, the bit clock generator is not used, and the UCSSELx bits are don't care. The SPI receiver and transmitter operate in parallel and use the same clock source for data transfer.

The 16 -bit value of UCBRx in the bit rate control registers UCxxBR1 and UCxxBRO is the division factor of the USCI clock source, BRCLK. The maximum bit clock that can be generated in master mode is BRCLK. Modulation is not used in SPI mode and UCAxMCTL should be cleared when using SPI mode for USCI_A. The UCAxCLK/UCBxCLK frequency is given by:

$$
f_{\text {BitClock }}=\frac{f_{\text {BRCLK }}}{\text { UCBRX }}
$$

## Serial Clock Polarity and Phase

The polarity and phase of UCxCLK are independently configured via the UCCKPL and UCCKPH control bits of the USCI. Timing for each case is shown in Figure 20-4.

Figure 20-4. USCI SPI Timing with UCMSB $=1$


### 20.3.7 Using the SPI Mode with Low Power Modes

The USCI module provides automatic clock activation for SMCLK for use with low-power modes. When SMCLK is the USCI clock source, and is inactive because the device is in a low-power mode, the USCI module automatically activates it when needed, regardless of the control-bit settings for the clock source. The clock remains active until the USCI module returns to its idle condition. After the USCI module returns to the idle condition, control of the clock source reverts to the settings of its control bits. Automatic clock activation is not provided for ACLK.

When the USCI module activates an inactive clock source, the clock source becomes active for the whole device and any peripheral configured to use the clock source may be affected. For example, a timer using SMCLK will increment while the USCI module forces SMCLK active.

In SPI slave mode no internal clock source is required because the clock is provided by the external master. It is possible to operate the USCI in SPI slave mode while the device is in LPM4 and all clock sources are disabled. The receive or transmit interrupt can wake up the CPU from any low power mode.

### 20.3.8 SPI Interrupts

The USCI has one interrupt vector for transmission and one interrupt vector for reception.

## SPI Transmit Interrupt Operation

The UCxTXIFG interrupt flag is set by the transmitter to indicate that UCXTXBUF is ready to accept another character. An interrupt request is generated if UCxTXIE and GIE are also set. UCxTXIFG is automatically reset if a character is written to UCXTXBUF. UCXTXIFG is set after a PUC or when UCSWRST $=1$. UCxTXIE is reset after a PUC or when UCSWRST $=1$.

## Note: Writing to UCxTXB UF in SPI Mode

Data written to UCxTXBUF when UCxTXIFG $=0$ may result in erroneous data transmission.

## SPI Receive Interrupt Operation

The UCxRXIFG interrupt flag is set each time a character is received and loaded into UCxRXBUF. An interrupt request is generated if UCxRXIE and GIE are also set. UCxR XIFG and UCxRXIE are reset by a system reset PUC signal or when UCSWRST $=1$. UCxRXIFG is automatically reset when UCxRXBUF is read.

## USCI Interrupt Usage

USCI_Ax and USCI_Bx share the same interrupt vectors. The receive interrupt flags UCAxRXIFG and UCBxRXIFG are routed to one interrupt vector, the transmit interrupt flags UCAxTXIFG and UCBxTXIFG share another interrupt vector.

## Shared Interrupt Vectors Software Example

The following software example shows an extract of an interrupt service routine to handle data receive interrupts from USCI_A0 in either UART or SPI mode and USCI_BO in SPI mode.

```
USCIAO_RX_USCIBO_RX_ISR
    BIT.B #UCAORXIFG, &IFG2 ; USCI_AO Receive Interrupt?
    JNZ USCIAO_RX_ISR
USCIBO_RX_ISR?
    ; Read UCBORXBUF (clears UCBORXIFG)
    RETI
USCIAO_RX_ISR
    ; Read UCAORXBUF (clears UCAORXIFG)
    RETI
```

The following software example shows an extract of an interrupt service routine to handle data transmit interrupts from USCI_A0 in either UART or SPI mode and USCI_BO in SPI mode.

```
USCIAO_TX_USCIBO_TX_ISR
    BIT.B #UCAOTXIFG, &IFG2 ; USCI_AO Transmit Interrupt?
    JNZ USCIAO_TX_ISR
USCIBO_TX_ISR
    ; Write UCBOTXBUF (clears UCBOTXIFG)
    RETI
USCIAO_TX_ISR
    ; Write UCAOTXBUF (clears UCAOTXIFG)
    RETI
```


### 20.4 USCI Registers: SPI Mode

The USCI registers applicable in SPI mode for USCI_A0 and USCI_BO are listed in Table 20-2. Registers applicable in SPI mode for USCI_A1 and USCI_B1 are listed in Table 20-3.

Table 20-2.USCI_A0 and USCI_B0 Control and Status Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| USCI_A0 control register 0 | UCA0CTL0 | Read/write | 060 h | Reset with PUC |
| USCI_A0 control register 1 | UCA0CTL1 | Read/write | 061 h | 001 h with PUC |
| USCI_A0 Baud rate control register 0 | UCA0BR0 | Read/write | 062 h | Reset with PUC |
| USCI_A0 Baud rate control register 1 | UCA0BR1 | Read/write | 063 h | Reset with PUC |
| USCI_A0 modulation control register | UCA0MCTL | Read/write | 064 h | Reset with PUC |
| USCI_A0 status register | UCA0STAT | Read/write | 065 h | Reset with PUC |
| USCI_A0 Receive buffer register | UCA0RXBUF | Read | 066 h | Reset with PUC |
| USCI_A0 Transmit buffer register | UCA0TXBUF | Read/write | 067 h | Reset with PUC |
| USCI_B0 control register 0 | UCB0CTL0 | Read/write | 068 h | 001 h with PUC |
| USCI_B0 control register 1 | UCB0CTL1 | Read/write | 069 h | 001 h with PUC |
| USCI_B0 Bit rate control register 0 | UCB0BR0 | Read/write | $06 A h$ | Reset with PUC |
| USCI_B0 Bit rate control register 1 | UCB0BR1 | Read/write | $06 B h$ | Reset with PUC |
| USCI_B0 status register | UCB0STAT | Read/write | $06 D h$ | Reset with PUC |
| USCI_B0 Receive buffer register | UCB0RXBUF | Read | $06 E h$ | Reset with PUC |
| USCI_B0 Transmit buffer register | UCB0TXBUF | Read/write | $06 F h$ | Reset with PUC |
| SFR interrupt enable register 2 | IE2 | Read/write | 001 h | Reset with PUC |
| SFR interrupt flag register 2 | IFG2 | Read/write | 003 h | $00 A h$ with PUC |

## Note: Modifying SFR bits

To avoid modifying control bits of other modules, it is recommended to set or clear the IEx and IFGx bits using BI S.B or BI C. B instructions, rather than MOV. B or CLR. B instructions.

Table 20-3.USCI_A1 and USCI_B1 Control and Status Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| USCI_A1 control register 0 | UCA1CTLO | Read/write | OD0h | Reset with PUC |
| USCI_A1 control register 1 | UCA1CTL1 | Read/write | 0D1h | 001h with PUC |
| USCI_A1 Baud rate control register 0 | UCA1BR0 | Read/write | 0D2h | Reset with PUC |
| USCI_A1 Baud rate control register 1 | UCA1BR1 | Read/write | 0D3h | Reset with PUC |
| USCI_A1 modulation control register | UCA1MCTL | Read/write | 0D4h | Reset with PUC |
| USCI_A1 status register | UCA1STAT | Read/write | 0D5h | Reset with PUC |
| USCI_A1 Receive buffer register | UCA1RXBUF | Read | 0D6h | Reset with PUC |
| USCI_A1 Transmit buffer register | UCA1TXBUF | Read/write | 0D7h | Reset with PUC |
| USCI_B1 control register 0 | UCB1CTL0 | Read/write | 0D8h | 001h with PUC |
| USCI_B1 control register 1 | UCB1CTL1 | Read/write | 0D9h | 001h with PUC |
| USCI_B1 Bit rate control register 0 | UCB1BR0 | Read/write | 0DAh | Reset with PUC |
| USCI_B1 Bit rate control register 1 | UCB1BR1 | Read/write | 0DBh | Reset with PUC |
| USCI_B1 status register | UCB1STAT | Read/write | 0DDh | Reset with PUC |
| USCI_B1 Receive buffer register | UCB1RXBUF | Read | 0DEh | Reset with PUC |
| USCI_B1 Transmit buffer register | UCB1TXBUF | Read/write | 0DFh | Reset with PUC |
| USCI_A1/B1 interrupt enable register | UC1IE | Read/write | 006h | Reset with PUC |
| USCI_A1/B1 interrupt flag register | UC1IFG | Read/write | 007h | 00Ah with PUC |

## UCAxCTLO, USCI_Ax C ontrol Register 0 UCBxCTLO, USCI_Bx Control Register 0




UCAxCTL1, USCI_Ax Control Register 1
UCBxCTL1, USCI_Bx Control Register 1


UCAxBRO, USCI_Ax B it Rate Control Register 0 UCBxBRO, USCI_Bx B it Rate Control Register 0

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | UCBRX - low byte |  |  |  |  |
| $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |  |

UCAxBR1, USCI_Ax B it Rate Control Register 1 UCBxBR1, USCI_Bx Bit Rate Control Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | UCBRX - high byte |  |  |  |  |
| $r w$ | $r w$ | $r w$ | $r w$ | rw | rw | rw | rw |


| UCBRX | Bit clock prescaler setting. |
| :--- | :--- |
| The 16 -bit value of (UC $\times \times B R$ 0+UC $\times x B R 1 \times 256$ ) form the prescaler value |  |
| UCBRx. |  |

## UCAxSTAT, USCI_Ax Status Register UCBxSTAT, USCI_Bx Status Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UCLISten | UCFE | ucoe | Unused | Unused | Unused | Unused | ucbusy |
| rw-0 | rw-0 |  |  | rw-0 | rw-0 rw-0 |  | r-0 |
| $\dagger$ UCAXSTAT (USCl <br> $\ddagger$ UCBxSTAT (US | $\begin{aligned} & 5 C 1-A x) \\ & 5 C(1-B x) \end{aligned}$ |  |  |  |  |  |  |
| UCLISTEN | Bit 7 | Listen enable. The UCLISTEN bit selects loopback mode. <br> 0 Disabled <br> 1 Enabled. The transmitter output is internally fed back to the receiver. |  |  |  |  |  |
| UCFE | Bit 6 | Framing error flag. This bit indicates a bus conflict in 4 -wire master mode. UCFE is not used in 3 -wire master or any slave mode. <br> 0 No error <br> 1 Bus conflict occurred |  |  |  |  |  |
| UCOE | Bit 5 | Overrun error flag. This bit is set when a character is transferred into UCXRXBUF before the previous character was read. UCOE is cleared automatically when UCXRXBUF is read, and must not be cleared by software. Otherwise, it will not function correctly. <br> 0 No error <br> 1 Overrun error occurred |  |  |  |  |  |
| Unused | $\begin{aligned} & \text { Bits } \\ & 4-1 \end{aligned}$ | Unused in synchronous mode (UCSYNC=1). |  |  |  |  |  |
| UCBUSY | Bit 0 | USCI busy. This bit indicates if a transmit or receive operation is in progress. <br> 0 USCI inactive <br> 1 USCI transmitting or receiving |  |  |  |  |  |

## UCAxRXBUF, USCI_Ax Receive Buffer Register UCBXRXBUF, USCI_Bx Receive Buffer Register

| UCRXBUFx |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| r | r | r | r | $r$ | r | r | r |
| UCRXBUFx | $\begin{aligned} & \text { Bits } \\ & 7-0 \end{aligned}$ | The receive-data buffer is user accessible and contains the last received character from the receive shift register. Reading UCXRXBUF resets the receive-error bits, and UCXRXIFG. In 7-bit data mode, UCXRXBUF is LSB justified and the MSB is always reset. |  |  |  |  |  |

## UCAxTXB UF, USCI_Ax Transmit Buffer Register UCBxTXB UF, USCI_Bx Transmit Buffer Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | UCTXBUFX |  |  |  |  |
| $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |  |


| UCTXBUFX | Bits | The transmit data buffer is user accessible and holds the data waiting to <br> be moved into the transmit shift register and transmitted. Writing to the |
| :--- | :--- | :--- |
|  |  | 7-0 <br> transmit data buffer clears UCXTXIFG. The MSB of UCXTXBUF is not <br> used for 7-bit data and is reset. |

## IE2, Interrupt Enable Register 2



|  | Bits <br> $7-4$ | These bits may be used by other modules. See device-specific data sheet. |
| :--- | :--- | :--- |
| UCBOTXIE | Bit 3 | USCI_B0 transmit interrupt enable <br> 0 |
|  |  | Interrupt disabled <br> 1 |
| Interrupt enabled |  |  |

## IF G2, Interrupt Flag Register 2



|  | $\begin{aligned} & \text { Bits } \\ & 7-4 \end{aligned}$ | These bits may be used by other modules. See device-specific data sheet. |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { UCBO } \\ & \text { TXIFG } \end{aligned}$ | Bit 3 | USCI_B0 transmit interrupt flag. UCBOTXIFG is set when UCBOTXBUF is empty. <br> 0 No interrupt pending <br> 1 Interrupt pending |
| $\begin{aligned} & \text { UCBO } \\ & \text { RXIFG } \end{aligned}$ | Bit 2 | USCI_BO receive interrupt flag. UCBORXIFG is set when UCBORXBUF has received a complete character. <br> 0 No interrupt pending <br> 1 Interrupt pending |
| $\begin{aligned} & \text { UCAO } \\ & \text { TXIFG } \end{aligned}$ | Bit 1 | USCI_AO transmit interrupt flag. UCAOTXIFG is set when UCAOTXBUF empty. <br> 0 No interrupt pending <br> 1 Interrupt pending |
| $\begin{aligned} & \text { UCAO } \\ & \text { RXIFG } \end{aligned}$ | Bit 0 | USCI_AO receive interrupt flag. UCAORXIFG is set when UCAORXBUF has received a complete character. <br> $0 \quad$ No interrupt pending <br> 1 Interrupt pending |

## UC1IE, USCI_A1/USCI_B 1 Interrupt E nable Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused | Unused | Unused | Unused | UCB1TXIE | UCB 1RXIE | UCA1TXIE | UCA1RXIE |
| $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ |


| Unused | Bits <br>  <br> $7-4$ | Unused |
| :--- | :--- | :--- |
| UCB1TXIE | Bit 3 | USCI_B1 transmit interrupt enable |
|  |  | 0 |
| Interrupt disabled |  |  |
|  |  | Interrupt enabled |

## UC 1IFG, USCI_A1/USCI_B 1 Interrupt Flag Register

| 7 | 6 | 5 | 4 |  | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| Unused | $\begin{aligned} & \text { Bits } \\ & 7-4 \end{aligned}$ | Unused |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { UCB1 } \\ & \text { TXIFG } \end{aligned}$ | Bit 3 | USCI_B1 transmit interrupt flag. UCB1TXIFG is set when UCB1TXBUF is empty. <br> 0 No interrupt pending <br> 1 Interrupt pending |
| $\begin{aligned} & \text { UCB } 1 \\ & \text { RXIFG } \end{aligned}$ | Bit 2 | USCI_B1 receive interrupt flag. UCB1RXIFG is set when UCB1RXBUF has received a complete character. <br> 0 No interrupt pending <br> 1 Interrupt pending |
| $\begin{aligned} & \text { UCA1 } \\ & \text { TXIFG } \end{aligned}$ | Bit 1 | USCI_A1 transmit interrupt flag. UCA1TXIFG is set when UCA1TXBUF empty. <br> 0 No interrupt pending <br> 1 Interrupt pending |
| $\begin{aligned} & \text { UCA1 } \\ & \text { RXIFG } \end{aligned}$ | Bit 0 | USCI_A1 receive interrupt flag. UCA1RXIFG is set when UCA1RXBUF has received a complete character. <br> $0 \quad$ No interrupt pending <br> 1 Interrupt pending |

# Chapter 21 

## Universal Serial Communication Interface, ${ }^{2}$ ² Mode

The universal serial communication interface (USCI) supports multiple serial communication modes with one hardware module. This chapter discusses the operation of the $\mathrm{I}^{2} \mathrm{C}$ mode.
Topic Page
21.1 USCI Overview ..... 21-2
21.2 USCI Introduction: $I^{2}$ C Mode ..... 21-3
21.3 USCI Operation: ${ }^{2}$ C Mode ..... 21-5
21.4 USCI Registers: ${ }^{2}$ C Mode ..... 21-26

### 21.1 USCI Overview

The universal serial communication interface (USCI) modules support multiple serial communication modes. Different USCI modules support different modes. Each different USCI module is named with a different letter. For example, USCI_A is different from USCI_B, etc. If more than one identical USCI module is implemented on one device, those modules are named with incrementing numbers. For example, if one device has two USCI_A modules, they are named USCI_A0 and USCI_A1. See the device-specific data sheet to determine which USCI modules, if any, are implemented on which devices.

The USCI_Ax modules support:

- UART mode
- Pulse shaping for IrDA communications
- Automatic baud rate detection for LIN communications

SPI mode
The USCI_Bx modules support:

- $1^{2} \mathrm{C}$ mode

SPI mode

### 21.2 USCI Introduction: $I^{2} C$ Mode

In $R^{2} C$ mode, the USCI module provides an interface between the MSP430 and $1^{2} \mathrm{C}$-compatible devices connected by way of the two-wire $I^{2} \mathrm{C}$ serial bus. External components attached to the $I^{2} \mathrm{C}$ bus serially transmit and/or receive serial data to/from the USCI module through the 2 -wire $I^{2} \mathrm{C}$ interface.

The $I^{2} \mathrm{C}$ mode features include:
Compliance to the Philips Semiconductor $I^{2} \mathrm{C}$ specification v2.1
7-bit and 10 -bit device addressing modes
General call
START/RESTART/STOP
Multi-master transmitter/receiver mode
S Slave receiver/transmitter mode
Standard mode up to 100 kbps and fast mode up to 400 kbps support
Programmable UCxCLK frequency in master mode
Designed for low power
Slave receiver START detection for auto-wake up from LPMx modes
Slave operation in LPM4

Figure 21-1 shows the USCI when configured in $I^{2} \mathrm{C}$ mode.

Figure 21-1. USCI Block Diagram: $I^{2} \mathrm{C}$ Mode


### 21.3 USCI Operation: $I^{2} C$ Mode

The ${ }^{12} \mathrm{C}$ mode supports any slave or master $1^{2} \mathrm{C}$-compatible device. Figure $21-2$ shows an example of an $I^{2} \mathrm{C}$ bus. Each $I^{2} \mathrm{C}$ device is recognized by a unique address and can operate as either a transmitter or a receiver. A device connected to the $I^{2} \mathrm{C}$ bus can be considered as the master or the slave when performing data transfers. A master initiates a data transfer and generates the clock signal SCL. Any device addressed by a master is considered a slave.
${ }^{12} \mathrm{C}$ data is communicated using the serial data pin (SDA) and the serial clock pin (SCL). Both SDA and SCL are bidirectional, and must be connected to a positive supply voltage using a pullup resistor.

## Figure 21-2. $I^{2} \mathrm{C}$ Bus Connection Diagram



## Note: SDA and SCL Levels

The MSP430 SDA and SCL pins must not be pulled up above the MSP430 $V_{\text {cc }}$ level.

### 21.3.1 USCI Initialization and Reset

The USCI is reset by a PUC or by setting the UCSWRST bit. After a PUC, the UCSWRST bit is automatically set, keeping the USCI in a reset condition. To select $I^{2} C$ operation the UCMODEx bits must be set to 11 . After module initialization, it is ready for transmit or receive operation. Clearing UCSWRST releases the USCI for operation.

Configuring and reconfiguring the USCI module should be done when UCSWRST is set to avoid unpredictable behavior. Setting UCSWRST in $I^{2} \mathrm{C}$ mode has the following effects:

- $1^{2} \mathrm{C}$ communication stops
- SDA and SCL are high impedance
- UCBxI2CSTAT, bits $6-0$ are cleared
- UCBXTXIE and UCBXRXIE are cleared
- UCBXTXIFG and UCBxRXIFG are cleared
- All other bits and registers remain unchanged.

Note: Initializing or Reconfiguring the USCI Module
The recommended USCI initialization/re-configuration process is:

1) Set UCSWRST (BIS.B \#UCSWRST, \&UCXCTL1)
2) Initialize all USCI registers with UCSWRST $=1$ (including UCxCTL1)
3) Configure ports.
4) Clear UCSWRST via software (BIC.B \#UCSWRST, \&UCXCTL1)
5) Enable interrupts (optional) via UCXRXIE and/or UCXTXIE

### 21.3.2 $1^{2} \mathrm{C}$ Serial Data

One clock pulse is generated by the master device for each data bit transferred. The $I^{2} \mathrm{C}$ mode operates with byte data. Data is transferred most significant bit first as shown in Figure 21-3.

The first byte after a START condition consists of a 7-bit slave address and the $R / W$ bit. When $R / W=0$, the master transmits data to a slave. When $R / W=1$, the master receives data from a slave. The ACK bit is sent from the receiver after each byte on the 9th SCL clock.

Figure 21-3. $1^{2} \mathrm{C}$ Module Data Transfer


START and STOP conditions are generated by the master and are shown in Figure 21-3. A START condition is a high-to-low transition on the SDA line while SCL is high. A STOP condition is a low-to-high transition on the SDA line while SCL is high. The bus busy bit, UCBBUSY, is set after a START and cleared after a STOP.

Data on SDA must be stable during the high period of SCL as shown in Figure 21-4. The high and low state of SDA can only change when SCL is low, otherwise START or STOP conditions will be generated.

Figure 21-4. Bit Transfer on the $I^{2} \mathrm{C}$ Bus


### 21.3.3 $I^{2} \mathrm{C}$ Addressing Modes

The $I^{2} \mathrm{C}$ mode supports 7 -bit and 10 -bit addressing modes.

## 7-Bit Addressing

In the 7-bit addressing format, shown in Figure 21-5, the first byte is the 7-bit slave address and the R/W bit. The ACK bit is sent from the receiver after each byte.

Figure 21-5. $I^{2} \mathrm{C}$ Module 7-Bit Addressing Format


## 10-Bit Addressing

In the 10-bit addressing format, shown in Figure 21-6, the first byte is made up of 11110 b plus the two MSBs of the 10 -bit slave address and the $\mathrm{R} / \mathrm{W}$ bit. The ACK bit is sent from the receiver after each byte. The next byte is the remaining 8 bits of the 10 -bit slave address, followed by the ACK bit and the 8 -bit data.

Figure 21-6. $1^{2} \mathrm{C}$ Module 10-Bit Addressing Format

| 1 | 7 | 1 | 1 | $8 \longrightarrow$ | 1 |  | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Slave Address 1st byte | R/W | ACK | Slave Address 2nd byte | ACK | Data | ACK | P |

$\begin{array}{lllllll}1 & 1 & 1 & 1 & 0 & X & X\end{array}$

## Repeated Start Conditions

The direction of data flow on SDA can be changed by the master, without first stopping a transfer, by issuing a repeated START condition. This is called a RESTART. After a RESTART is issued, the slave address is again sent out with the new data direction specified by the R/W bit. The RESTART condition is shown in Figure 21-7.

Figure 21-7. $1^{2} \mathrm{C}$ Module Addressing Format with Repeated START Condition


### 21.3.4 $1^{2} \mathrm{C}$ Module Operating Modes

In $I^{2} \mathrm{C}$ mode the USCI module can operate in master transmitter, master receiver, slave transmitter, or slave receiver mode. The modes are discussed in the following sections. Time lines are used to illustrate the modes.

Figure 21-8 shows how to interpret the time line figures. Data transmitted by the master is represented by grey rectangles, data transmitted by the slave by white rectangles. Data transmitted by the USCI module, either as master or slave, is shown by rectangles that are taller than the others.

Actions taken by the USCI module are shown in grey rectangles with an arrow indicating where in the the data stream the action occurs. Actions that must be handled with software are indicated with white rectangles with an arrow pointing to where in the data stream the action must take place.

Figure 21-8. $I^{2} \mathrm{C}$ Time line Legend


Bits set or reset by software


Bits set or reset by hardware

## Slave Mode

The USCI module is configured as an $I^{2} \mathrm{C}$ slave by selecting the $\mathrm{I}^{2} \mathrm{C}$ mode with UCMODEx $=11$ and UCSYNC $=1$ and clearing the UCMST bit.

Initially the USCI module must be configured in receiver mode by clearing the UCTR bit to receive the $I^{2} C$ address. Afterwards, transmit and receive operations are controlled automatically depending on the R/W bit received together with the slave address.

The USCI slave address is programmed with the UCBxI2COA register. When UCA10 $=0,7$-bit addressing is selected. When UCA10 $=1,10$-bit addressing is selected. The UCGCEN bit selects if the slave responds to a general call.

When a START condition is detected on the bus, the USCI module will receive the transmitted address and compare it against its own address stored in UCBxI2COA. The UCSTTIFG flag is set when address received matches the USCI slave address.

## $I^{2}$ C Slave Transmitter Mode

Slave transmitter mode is entered when the slave address transmitted by the master is identical to its own address with a set R/W bit. The slave transmitter shifts the serial data out on SDA with the clock pulses that are generated by the master device. The slave device does not generate the clock, but it will hold SCL low while intervention of the CPU is required after a byte has been transmitted.

If the master requests data from the slave the USCI module is automatically configured as a transmitter and UCTR and UCBxTXIFG become set. The SCL line is held low until the first data to be sent is written into the transmit buffer UCBxTXBUF. Then the address is acknowledged, the UCSTTIFG flag is cleared, and the data is transmitted. As soon as the data is transferred into the shift register the UCBxTXIFG is set again. After the data is acknowledged by the master the next data byte written into UCBxTXBUF is transmitted or if the buffer is empty the bus is stalled during the acknowledge cycle by holding SCL low until new data is written into UCBxTXBUF. If the master sends a NACK succeeded by a STOP condition the UCSTPIFG flag is set. If the NACK is succeeded by a repeated START condition the USCI I ${ }^{2} \mathrm{C}$ state machine returns to its address-reception state.

Figure 21-9 illustrates the slave transmitter operation.

Figure 21-9. $1^{2} \mathrm{C}$ Slave Transmitter Mode


## $I^{2}$ C Slave Receiver Mode

Slave receiver mode is entered when the slave address transmitted by the master is identical to its own address and a cleared R/W bit is received. In slave receiver mode, serial data bits received on SDA are shifted in with the clock pulses that are generated by the master device. The slave device does not generate the clock, but it can hold SCL low if intervention of the CPU is required after a byte has been received.

If the slave should receive data from the master the USCI module is automatically configured as a receiver and UCTR is cleared. After the first data byte is received the receive interrupt flag UCBxRXIFG is set. The USCI module automatically acknowledges the received data and can receive the next data byte.

If the previous data was not read from the receive buffer UCBxRXBUF at the end of a reception, the bus is stalled by holding SCL low. As soon as UCBxRXBUF is read the new data is transferred into UCBxRXBUF, an acknowledge is sent to the master, and the next data can be received.

Setting the UCTXNACK bit causes a NACK to be transmitted to the master during the next acknowledgment cycle. A NACK is sent even if UCBxRXBUF is not ready to receive the latest data. If the UCTXNACK bit is set while SCL is held low the bus will be released, a NACK is transmitted immediately, and UCBxRXBUF is loaded with the last received data. Since the previous data was not read that data will be lost. To avoid loss of data the UCBxRXBUF needs to be read before UCTXNACK is set.

When the master generates a STOP condition the UCSTPIFG flag is set.
If the master generates a repeated START condition the USCI $I^{2} \mathrm{C}$ state machine returns to its address reception state.

Figure $21-10$ illustrates the the $I^{2} \mathrm{C}$ slave receiver operation.

Figure 21-10. $\quad I^{2} \mathrm{C}$ Slave Receiver Mode


## $I^{2}$ C Slave 10 -B it Addressing Mode

The 10 -bit addressing mode is selected when UCA10 $=1$ and is as shown in Figure 21-11. In 10-bit addressing mode, the slave is in receive mode after the full address is received. The USCI module indicates this by setting the UCSTTIFG flag while the UCTR bit is cleared. To switch the slave into transmitter mode the master sends a repeated START condition together with the first byte of the address but with the R/W bit set This will set the UCSTTIFG flag if it was previously cleared by software and the USCI modules switches to transmitter mode with UCTR $=1$.

Figure $21-11 . I^{2} \mathrm{C}$ Slave 10 -bit Addressing Mode

## Slave Receiver



## Slave Transmitter



## Master Mode

The USCI module is configured as an $I^{2} \mathrm{C}$ master by selecting the $I^{2} \mathrm{C}$ mode with UCMODEx $=11$ and UCSYNC $=1$ and setting the UCMST bit. When the master is part of a multi-master system, UCMM must be set and its own address must be programmed into the UCBxI2COA register. When UCA10 $=0,7$-bit addressing is selected. When UCA10 $=1,10$-bit addressing is selected. The UCGCEN bit selects if the USCI module responds to a general call.

## I2C Master Transmitter Mode

After initialization, master transmitter mode is initiated by writing the desired slave address to the UCBxI2CSA register, selecting the size of the slave address with the UCSLA10 bit, setting UCTR for transmitter mode, and setting UCTXSTT to generate a START condition.

The USCI module checks if the bus is available, generates the START condition, and transmits the slave address. The UCBxTXIFG bit is set when the START condition is generated and the first data to be transmitted can be written into UCBxTXBUF. As soon as the slave acknowledges the address the UCTXSTT bit is cleared.

## Note: Handling of TXIFG in a multi-master system

In a multi-master system (UCMM =1), if the bus is unavailable, the USCI module waits and checks for bus release. Bus unavailability can occur even after the UCTXSTT bit has been set. While waiting for the bus to become available, the USCI may update the TXIFG based on SCL clock line activity. Checking the UCTXSTT bit to verify if the START condition has been sent ensures that the TXIFG is being serviced correctly.

The data written into UCBxTXBUF is transmitted if arbitration is not lost during transmission of the slave address. UCBXTXIFG is set again as soon as the data is transferred from the buffer into the shift register. If there is no data loaded to UCBXTXBUF before the acknowledge cycle, the bus is held during the acknowledge cycle with SCL low until data is written into UCBxTXBUF. Data is transmitted or the bus is held as long as the UCTXSTP bit or UCTXSTT bit is not set.

Setting UCTXSTP will generate a STOP condition after the next acknowledge from the slave. If UCTXSTP is set during the transmission of the slave's address or while the USCI module waits for data to be written into UCBXTXBUF, a STOP condition is generated even if no data was transmitted to the slave. When transmitting a single byte of data, the UCTXSTP bit must be set while the byte is being transmitted, or anytime after transmission begins, without writing new data into UCBxTXBUF. Otherwise, only the address will be transmitted. When the data is transferred from the buffer to the shift register, UCBXTXIFG will become set indicating data transmission has begun and the UCTXSTP bit may be set.

Setting UCTXSTT will generate a repeated START condition. In this case, UCTR may be set or cleared to configure transmitter or receiver, and a different slave address may be written into UCBxI2CSA if desired.

If the slave does not acknowledge the transmitted data the not-acknowledge interrupt flag UCNACKIFG is set. The master must react with either a STOP condition or a repeated START condition. If data was already written into UCBxTXBUF it will be discarded. If this data should be transmitted after a repeated START it must be written into UCBxTXBUF again. Any set UCTXSTT is discarded, too. To trigger a repeated start, UCTXSTT needs to be set again.

Figure 21-12 illustrates the $1^{2} \mathrm{C}$ master transmitter operation.

Figure 21-12. $\quad 1^{2} \mathrm{C}$ Master Transmitter Mode


## $I^{2} \mathrm{C}$ Master Receiver Mode

After initialization, master receiver mode is initiated by writing the desired slave address to the UCBxI2CSA register, selecting the size of the slave address with the UCSLA10 bit, clearing UCTR for receiver mode, and setting UCTXSTT to generate a START condition.

The USCI module checks if the bus is available, generates the START condition, and transmits the slave address. As soon as the slave acknowledges the address the UCTXSTT bit is cleared.

After the acknowledge of the address from the slave the first data byte from the slave is received and acknowledged and the UCBxRXIFG flag is set. Data is received from the slave as long as UCTXSTP or UCTXSTT is not set. If UCBxRXBUF is not read the master holds the bus during reception of the last data bit and until the UCBXRXBUF is read.

If the slave does not acknowledge the transmitted address the not-acknowledge interrupt flag UCNACKIFG is set. The master must react with either a STOP condition or a repeated START condition.

Setting the UCTXSTP bit will generate a STOP condition. After setting UCTXSTP, a NACK followed by a STOP condition is generated after reception of the data from the slave, or immediately if the USCI module is currently waiting for UCBxRXBUF to be read.

If a master wants to receive a single byte only, the UCTXSTP bit must be set while the byte is being received. For this case, the UCTXSTT may be polled to determine when it is cleared:

```
    BIS.B #UCTXSTT, &UCBOCTL1 ; Transmit START cond.
POLL_STT BIT.B #UCTXSTT,&UCBOCTL1 ; Poll UCTXSTT bit
    JC POLL_STT ; When cleared,
    BIS.B #UCTXSTP,&UCBOCTL1 ;transmit STOP cond.
```

Setting UCTXSTT will generate a repeated START condition. In this case, UCTR may be set or cleared to configure transmitter or receiver, and a different slave address may be written into UCBxI2CSA if desired.

Figure 21-13 illustrates the $I^{2} \mathrm{C}$ master receiver operation.

## Note: Consecutive Master Transactions Without Repeated Start

When performing multiple consecutive $I^{2} \mathrm{C}$ master transactions without the repeated start feature, the current transaction must be completed before the next one is initiated. This can be done by ensuring that the transmit stop condition flag UCTXSTP is cleared before the next ${ }^{2} \mathrm{C}$ transaction is initiated with setting UCTXSTT $=1$. Otherwise, the current transaction might be affected.

Figure 21-13. $\quad I^{2} \mathrm{C}$ Master Receiver Mode


## $1^{2} \mathrm{C}$ Master 10-Bit Addressing Mode

The 10 -bit addressing mode is selected when UCSLA10 $=1$ and is shown in Figure 21-14.

Figure 21-14. $1^{2} \mathrm{C}$ Master 10-bit Addressing Mode
Master Transmitter


## Master Receiver

Successful
reception from a
slave transmitter


## Arbitration

If two or more master transmitters simultaneously start a transmission on the bus, an arbitration procedure is invoked. Figure 21-15 illustrates the arbitration procedure between two devices. The arbitration procedure uses the data presented on SDA by the competing transmitters. The first master transmitter that generates a logic high is overruled by the opposing master generating a logic low. The arbitration procedure gives priority to the device that transmits the serial data stream with the lowest binary value. The master transmitter that lost arbitration switches to the slave receiver mode, and sets the arbitration lost flag UCALIFG. If two or more devices send identical first bytes, arbitration continues on the subsequent bytes.

Figure 21-15. Arbitration Procedure Between Two Master Transmitters


If the arbitration procedure is in progress when a repeated START condition or STOP condition is transmitted on SDA, the master transmitters involved in arbitration must send the repeated START condition or STOP condition at the same position in the format frame. Arbitration is not allowed between:

- A repeated START condition and a data bit

A A STOP condition and a data bit
$\square$ A repeated START condition and a STOP condition

### 21.3.5 $\mathrm{I}^{2} \mathrm{C}$ Clock Generation and Synchronization

The $I^{2} \mathrm{C}$ clock SCL is provided by the master on the $\mathrm{I}^{2} \mathrm{C}$ bus. When the USCI is in master mode, BITCLK is provided by the USCI bit clock generator and the clock source is selected with the UCSSELx bits. In slave mode the bit clock generator is not used and the UCSSELx bits are don't care.

The 16 -bit value of UCBRx in registers UCBxBR1 and UCBxBR 0 is the division factor of the USCI clock source, BRCLK. The maximum bit clock that can be used in single master mode is $\mathrm{f}_{\mathrm{BRCLK}} / 4$. In multi-master mode the maximum bit clock is $f_{B R C L K} / 8$. The BITCLK frequency is given by:

$$
\mathrm{f}_{\text {BitClock }}=\frac{\mathrm{f}_{\text {BRCLK }}}{\text { UCBRx }}
$$

The minimum high and low periods of the generated SCL are

$$
\begin{aligned}
& t_{\text {LOW,MIN }}=t_{\text {HIGH,MIN }}=\frac{U C B R x / 2}{f_{\text {BRCLK }}} \text { when UCBRx is even and } \\
& t_{\text {LOW,MIN }}=t_{\text {HIGH,MIN }}=\frac{(U C B R x-1) / 2}{f_{\text {BRCLK }}} \text { when UCBRx is odd. }
\end{aligned}
$$

The USCI clock source frequency and the prescaler setting UCBRx must to be chosen such that the minimum low and high period times of the $I^{2} \mathrm{C}$ specification are met.

During the arbitration procedure the clocks from the different masters must be synchronized. A device that first generates a low period on SCL overrules the other devices forcing them to start their own low periods. SCL is then held low by the device with the longest low period. The other devices must wait for SCL to be released before starting their high periods. Figure 21-16 illustrates the clock synchronization. This allows a slow slave to slow down a fast master.

Figure 21-16. Synchronization of Two $I^{2} \mathrm{C}$ Clock Generators During Arbitration


## Clock Stretching

The USCI module supports clock stretching and also makes use of this feature as described in the operation mode sections.

The UCSCLLOW bit can be used to observe if another device pulls SCL low while the USCI module already released SCL due to the following conditions:
$\square$ USCI is acting as master and a connected slave drives SCL low.
$\square$ USCI is acting as master and another master drives SCL low during arbitration.

The UCSCLLOW bit is also active if the USCI holds SCL low because it is waiting as transmitter for data being written into UCBxTXBUF or as receiver for the data being read from UCBxRXBUF.

The UCSCLLOW bit might get set for a short time with each rising SCL edge because the logic observes the external SCL and compares it to the internally generated SCL.

### 21.3.6 Using the USCI Module in $I^{2}$ C Mode With Low-Power Modes

The USCI module provides automatic clock activation for SMCLK for use with low-power modes. When SMCLK is the USCI clock source, and is inactive because the device is in a low-power mode, the USCI module automatically activates it when needed, regardless of the control-bit settings for the clock source. The clock remains active until the USCI module returns to its idle condition. After the USCI module returns to the idle condition, control of the clock source reverts to the settings of its control bits. Automatic clock activation is not provided for ACLK.

When the USCI module activates an inactive clock source, the clock source becomes active for the whole device and any peripheral configured to use the clock source may be affected. For example, a timer using SMCLK will increment while the USCI module forces SMCLK active.

In $I^{2} \mathrm{C}$ slave mode no internal clock source is required because the clock is provided by the external master. It is possible to operate the USCI in $I^{2} \mathrm{C}$ slave mode while the device is in LPM4 and all internal clock sources are disabled. The receive or transmit interrupts can wake up the CPU from any low power mode.

### 21.3.7 USCI Interrupts in I ${ }^{2}$ C Mode

Their are two interrupt vectors for the USCI module in $I^{2} \mathrm{C}$ mode. One interrupt vector is associated with the transmit and receive interrupt flags. The other interrupt vector is associated with the four state change interrupt flags. Each interrupt flag has its own interrupt enable bit. When an interrupt is enabled, and the GIE bit is set, the interrupt flag will generate an interrupt request. DMA transfers are controlled by the UCBxTXIFG and UCBxRXIFG flags on devices with a DMA controller.

## $1^{2} \mathrm{C}$ Transmit Interrupt Operation

The UCBxTXIFG interrupt flag is set by the transmitter to indicate that UCBXTXBUF is ready to accept another character. An interrupt request is generated if UCBxTXIE and GIE are also set. UCBxTXIFG is automatically reset if a character is written to UCBxTXBUF or if a NACK is received. UCBXTXIFG is set when UCSWRST $=1$ and the $I^{2} \mathrm{C}$ mode is selected. UCBXTXIE is reset after a PUC or when UCSWRST $=1$.

## $I^{2} \mathrm{C}$ Receive Interrupt Operation

The UCBXRXIFG interrupt flag is set when a character is received and loaded into UCBxRXBUF. An interrupt request is generated if UCBxRXIE and GIE are also set. UCBXRXIFG and UCBXRXIE are reset after a PUC signal or when UCSWRST $=1$. UCXRXIFG is automatically reset when UCXRXBUF is read.

## $I^{2} \mathrm{C}$ State Change Interrupt Operation.

Table 21-1 Describes the $I^{2} \mathrm{C}$ state change interrupt flags.
Table $21-1.1^{2} \mathrm{C}$ State C hange Interrupt Flags

| Interrupt Flag | Interrupt Condition |
| :--- | :--- |
| UCALIFG | Arbitration-lost. Arbitration can be lost when two or more <br> transmitters start a transmission simultaneously, or when the <br> USCI operates as master but is addressed as a slave by another <br> master in the system. The UCALIFG flag is set when arbitration is <br> lost. When UCALIFG is set the UCMST bit is cleared and the I ${ }^{2} \mathrm{C}$ <br> controller becomes a slave. |
| UCNACKIFG | Not-acknowledge interrupt. This flag is set when an acknowledge <br> is expected but is not received. UCNACKIFG is automatically <br> cleared when a START condition is received. |
| UCSTTIFG | Start condition detected interrupt. This flag is set when the I2C <br> module detects a START condition together with its own address |
| UCSTPIFG | while in slave mode. UCSTTIFG is used in slave mode only and <br> is automatically cleared when a STOP condition is received. |
|  | Stop condition detected interrupt. This flag is set when the I2C <br> module detects a STOP condition while in slave mode. |
|  | UCSTPIFG is used in slave mode only and is automatically <br> cleared when a START condition is received. |

## Interrupt Vector Assignment

USCI_Ax and USCI_Bx share the same interrupt vectors. In $I^{2} \mathrm{C}$ mode the state change interrupt flags UCSTTIFG, UCSTPIFG, UCNACKIFG, UCALIFG from USCI_Bx and UCAxRXIFG from USCI_Ax are routed to one interrupt vector. The $1^{2} \mathrm{C}$ transmit and receive interrupt flags UCBxTXIFG and UCBxRXIF G from USCI_Bx and UCAxTXIFG from USCI_Ax share another interrupt vector.

## Shared Interrupt Vectors Software Example

The following software example shows an extract of the interrupt service routine to handle data receive interrupts from USCI_AO in either UART or SPI mode and state change interrupts from USCI_BO in $I^{2} \mathrm{C}$ mode.

```
USCIAO_RX_USCIBO_I 2C_STATE_ISR
    BIT.B #UCAORXIFG, &IFG2 ; USCI_AO Receive Interrupt?
    JNZ USCIAO_RX_ISR
USCIBO_I 2C_STATE_ISR
    ; Decode 12C state changes ...
    ; Decode | 2C state changes ...
    RETI
USCIAO_RX_ISR
    ; Read UCAORXBUF ... - clears UCAORXIFG
    RETI
```

The following software example shows an extract of the interrupt service routine that handles data transmit interrupts from USCI_AO in either UART or SPI mode and the data transfer interrupts from USCI_BO in $I^{2} \mathrm{C}$ mode.

```
USCIAO_TX_USCIBO_I 2C_DATA_ISR
    BIT.B #UCAOTXIFG, &IFG2 ; USCI_AO Transmit Interrupt?
    JNZ USCIAO_TX_ISR
USCIBO_I 2C_DATA_ISR
    BIT.B #UCBORXIFG, &IFG2
    JNZ USCIBO_I 2C_RX
USCIBO_I 2C_TX
    ; Write UCBOTXBUF... - clears UCBOTXIFG
    RETI
USCIBO_I 2C_RX
    ; Read UCBORXBUF... - clears UCBORXIFG
    RETI
USCIAO_TX_ISR
    ; Write UCAOTXBUF ... - clears UCAOTXIFG
    RETI
```


### 21.4 USCI Registers: $\mathbf{I}^{2} \mathrm{C}$ Mode

The USCI registers applicable in ${ }^{12} \mathrm{C}$ mode for USCI_BO are listed in Table 21-2 and for USCI_B1 in Table 21-3.

Table 21-2.USCI_B0 Control and Status Registers

| Register | Short Form | Register Type | Address | Initial State |
| :---: | :---: | :---: | :---: | :---: |
| USCI_B0 control register 0 | UCB0CTLO | Read/write | 068h | 001h with PUC |
| USCI_B0 control register 1 | UCB0CTL1 | Read/write | 069h | 001h with PUC |
| USCI_B0 bit rate control register 0 | UCBOBRO | Read/write | 06Ah | Reset with PUC |
| USCI_B0 bit rate control register 1 | UCBOBR1 | Read/write | 06Bh | Reset with PUC |
| USCI_BO $1^{2} \mathrm{C}$ interrupt enable register | UCB0I2CIE | Read/write | 06Ch | Reset with PUC |
| USCI_B0 status register | UCBOSTAT | Read/write | 06Dh | Reset with PUC |
| USCI_B0 receive buffer register | UCBORXBUF | Read | 06Eh | Reset with PUC |
| USCI_B0 transmit buffer register | UCBOTXBUF | Read/write | 06Fh | Reset with PUC |
| USCI_B0 I2C own address register | UCBOI2COA | Read/write | 0118h | Reset with PUC |
| USCI_B0 I2C slave address register | UCBOI2CSA | Read/write | 011Ah | Reset with PUC |
| SFR interrupt enable register 2 | IE2 | Read/write | 001h | Reset with PUC |
| SFR interrupt flag register 2 | IFG 2 | Read/write | 003h | 00Ah with PUC |

## Note: Modifying SFR bits

To avoid modifying control bits of other modules, it is recommended to set or clear the IEx and IFGx bits using BI S. B or BI C. B instructions, rather than MOV. B or CLR. B instructions.

Table 21-3.USCI_B1 Control and Status Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| USCI_B1 control register 0 | UCB1CTL0 | Read/write | 0D8h | Reset with PUC |
| USCI_B1 control register 1 | UCB1CTL1 | Read/write | 0D9h | 001h with PUC |
| USCI_B1 baud rate control register 0 | UCB1BR0 | Read/write | 0DAh | Reset with PUC |
| USCI_B1 baud rate control register 1 | UCB1BR1 | Read/write | $0 D B h$ | Reset with PUC |
| USCI_B1 I2C Interrupt enable register | UCB1I2CIE | Read/write | 0DCh | Reset with PUC |
| USCI_B1 status register | UCB1STAT | Read/write | 0DDh | Reset with PUC |
| USCI_B1 receive buffer register | UCB1RXBUF | Read | 0DEh | Reset with PUC |
| USCI_B1 transmit buffer register | UCB1TXBUF | Read/write | 0DFh | Reset with PUC |
| USCI_B1 I2C own address register | UCB1I2COA | Read/write | $017 C h$ | Reset with PUC |
| USCI_B1 I2C slave address register | UCB1I2CSA | Read/write | $017 E h$ | Reset with PUC |
| USCI_A1/B1 interrupt enable register | UC1IE | Read/write | $006 h$ | Reset with PUC |
| USCI_A1/B1 interrupt flag register | UC1IFG | Read/write | $007 h$ | 00Ah with PUC |

## UCBxCTLO, USCI_Bx Control Register 0



## UCBxCTL1, USCI_Bx C ontrol Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UCSSELX |  | Unused | UCTR | uctanack | UCTXSTP | UCTXSTT | UCSWRST |
| rw-0 | rw-0 | r0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-1 |
| UCSSELX | $\begin{aligned} & \text { Bits } \\ & 7-6 \end{aligned}$ | USCI clock source select. These bits select the BRCLK source clock. <br> 00 UCLKI <br> 01 ACLK <br> 10 SMCLK <br> 11 SMCLK |  |  |  |  |  |
| Unused | Bit 5 | Unused |  |  |  |  |  |
| UCTR | Bit 4 | Transmitter/Receiver <br> 0 Receiver <br> 1 Transmitter |  |  |  |  |  |
| UCTXNACK | Bit 3 | Transmit a NACK. UCTXNACK is automatically cleared after a NACK is transmitted. <br> 0 Acknowledge normally <br> 1 Generate NACK |  |  |  |  |  |
| UCTXSTP | Bit 2 | Transmit STOP condition in master mode. Ignored in slave mode. In master receiver mode the STOP condition is preceded by a NACK. UCTXSTP is automatically cleared after STOP is generated. <br> 0 No STOP generated <br> 1 Generate STOP |  |  |  |  |  |
| UCTXSTT | Bit 1 | Transmit START condition in master mode. Ignored in slave mode. In master receiver mode a repeated START condition is preceded by a NACK. UCTXSTT is automatically cleared after START condition and address information is transmitted. <br> Ignored in slave mode. <br> 0 Do not generate START condition <br> 1 Generate START condition |  |  |  |  |  |
| UCSWRST | Bit 0 | Software reset enable <br> 0 Disabled. USCI reset released for operation. <br> 1 Enabled. USCI logic held in reset state. |  |  |  |  |  |

## UCBxBRO, USCI_Bx Baud Rate Control Register 0

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | UCBRX - low byte |  |  |  |  |
| $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |  |

UCBxBR1, USCI_Bx Baud Rate Control Register 1

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | UCBRX - high byte |  |  |  |  |

rw rw rw rw rw rw

UCBRx
Bit clock prescaler setting.
The 16 -bit value of (UCBxBR $0+U C B x B R 1 \times 256\}$ forms the prescaler value.

## UCBxSTAT, USCI_Bx Status Register



## UCBxRXB UF, USCI_Bx Receive Buffer Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | UCRXBUFX |  |  |  |

UCRXBUFX Bits The receive-data buffer is user accessible and contains the last received 7-0 character from the receive shift register. Reading UCBxRXBUF resets UCBxRXIFG.

## UCBxTXBUF, USCI_Bx Transmit Buffer Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | UCTXBUFX |  |  |  |
| $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ | $r w$ |

[^7]
## UCBxI2COA, USCIBx $I^{2}$ C Own Address Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UCGCEN | 0 | 0 | 0 | 0 | 0 | I2COAX |  |
| rw-0 | r0 | r0 | r0 | r0 | r0 | rw-0 | rw-0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| I2COAX |  |  |  |  |  |  |  |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |
| UCGCEN | Bit 15 | $\begin{aligned} & \text { General call response enable } \\ & 0 \quad \text { Do not respond to a general call } \\ & 1 \quad \text { Respond to a general call } \end{aligned}$ |  |  |  |  |  |
| I2COAx | $\begin{aligned} & \text { Bits } \\ & 9-0 \end{aligned}$ | $1^{2} \mathrm{C}$ own address. The I2COAx bits contain the local address of the USCI Bx $1^{2} \mathrm{C}$ controller. The address is right-justified. In 7-bit addressing mode Bit 6 is the MSB, Bits 9-7 are ignored. In 10-bit addressing mode Bit 9 is the MSB. |  |  |  |  |  |

## UCBxI2CSA, USCI_Bx I²C Slave Address Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | I2CSAx |  |
| $r 0$ | $r 0$ | $r 0$ | $r 0$ | $r 0$ | $r 0$ |  | $r w-0$ |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | I2CSAX |  |  |  |  |
| $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ |

$$
\begin{array}{lll}
\text { I2CSAX } & \begin{array}{l}
\text { Bits } \\
9-0
\end{array} & \begin{array}{l}
1^{2} \text { C slave address. The I2CSAx bits contain the slave address of the external } \\
\text { device to be addressed by the USCI Bx module. It is only used in master } \\
\text { mode. The address is right-justified. In } 7 \text {-bit slave addressing mode Bit } 6 \text { is }
\end{array} \\
& \begin{array}{ll}
\text { the MSB, Bits } 9-7 \text { are ignored. In 10-bit slave addressing mode Bit } 9 \text { is the } \\
\text { MSB. }
\end{array}
\end{array}
$$

## UCBxI2CIE, USCI_Bx I ${ }^{2}$ C Interrupt E nable Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Reserved |  |  | UCNACKIE | UCSTPIE | UCSTTIE |

Reserved | Bits |
| :---: |
| $7-4$ | Reserved

UCNACKIE Bit 3 Not-acknowledge interrupt enable
0 Interrupt disabled
1 Interrupt enabled
UCSTPIE Bit 2 Stop condition interrupt enable
0 Interrupt disabled
1 Interrupt enabled
UCSTTIE Bit $1 \quad$ Start condition interrupt enable
0 Interrupt disabled
1 Interrupt enabled
UCALIE Bit 0 Arbitration lost interrupt enable
0 Interrupt disabled
1 Interrupt enabled

## IE 2, Interrupt Enable Register 2



|  | $\begin{aligned} & \text { Bits } \\ & 7-4 \end{aligned}$ | These bits may be used by other modules (see the device-specific data sheet). |
| :---: | :---: | :---: |
| UCBotXIE | Bit 3 | USCI_B0 transmit interrupt enable <br> 0 Interrupt disabled <br> 1 Interrupt enabled |
| UCBORXIE | Bit 2 | USCI_BO receive interrupt enable <br> 0 Interrupt disabled <br> 1 Interrupt enabled |
|  | $\begin{aligned} & \text { Bits } \\ & 1-0 \end{aligned}$ | These bits may be used by other modules (see the device-specific data sheet). |

## IF G2, Interrupt Flag Register 2



Bits These bits may be used by other modules (see the device-specific data 7-4 sheet).

UCBO Bit 3 USCI_BO transmit interrupt flag. UCBOTXIFG is set when UCBOTXBUF is TXIFG

UCBO RXIFG

Bit 2 USCI_BO receive interrupt flag. UCBORXIFG is set when UCBORXBUF has received a complete character.
0 No interrupt pending
1 Interrupt pending
Bits These bits may be used by other modules (see the device-specific data 1-0 sheet).

## UC 1IE, USCI_B 1 Interrupt Enable Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused | Unused | Unused | Unused | UCB 1TXIE | UCB 1RXIE |  |  |
| $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ |  |  |

Unused | Bits |
| :---: |
| $7-4$ |

UCB1TXIE Bit 3 USCI_B1 transmit interrupt enable
0 Interrupt disabled
1 Interrupt enabled
UCBIRXIE Bit 2 USCI_B1 receive interrupt enable
0 Interrupt disabled
1 Interrupt enabled
Bits These bits may be used by other USCI modules (see the device-specific data 1-0 sheet).

UC1IFG, USCI_B1 Interrupt Flag Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Unused Bits Unused.
7-4
UCB1 Bit 3 USCI_B1 transmit interrupt flag. UCB1TXIFG is set when UCB1TXBUF is TXIFG empty.

0 No interrupt pending
1 Interrupt pending
UCB1 Bit 2 USCI_B1 receive interrupt flag. UCB1RXIFG is set when UCB1RXBUF has
RXIFG
received a complete character.
0 No interrupt pending
1 Interrupt pending
Bits These bits may be used by other modules (see the device-specific data 1-0 sheet).

## Chapter 22

The OA is a general purpose operational amplifier. This chapter describes the OA. Three OA modules are implemented in the MSP430FG43x and MSP430xG461x devices. Two OA modules are implemented in the MSP430FG42x0 and MSP430FG47x devices.
Topic Page
22.1 OA Introduction ..... 22-2
22.2 OA Operation ..... 22-4
22.3 OA Modules in MSP430FG42x0 Devices ..... 22-11
22.4 OA Modules in MSP430FG47x Devices ..... 22-16
22.5 OA Registers ..... 22-24
22.6 OA Registers in MSP430FG42x0 Devices ..... 22-27
22.7 OA Registers in MSP430FG47x Devices ..... 22-31

### 22.1 OA Introduction

The OA op amps support front-end analog signal conditioning prior to analog-to-digital conversion.

Features of the OA include:

- Single supply, low-current operation
- Rail-to-rail output
- Software selectable rail-to-rail input
- Programmable settling time vs power consumption
- Software selectable configurations
$\square$ Software selectable feedback resistor ladder for PGA implementations


## Note: Multiple OA Modules

Some devices may integrate more than one OA module. If more than one OA module is present on a device, the multiple OA modules operate identically.

Throughout this chapter, nomenclature appears such as OAxCTLO to describe register names. When this occurs, the x is used to indicate which OA module is being discussed. In cases where operation is identical, the register is simply referred to as OAxCTLO.

The block diagram of the OA module is shown in Figure 22-1.

Figure 22-1. OA Block Diagram


### 22.2 OA Operation

The OA module is configured with user software. The setup and operation of the OA is discussed in the following sections.

### 22.2.1 OA Amplifier

The OA is a configurable low-current rail-to-rail operational amplifier. It can be configured as an inverting amplifier or a non-inverting amplifier, or it can be combined with other OA modules to form differential amplifiers. The output slew rate of the OA can be configured for optimized settling time vs power consumption with the OAPMx bits. When OAPMx $=00$, the OA is off, and the output is high-impedance. When OAPMx $>0$, the OA is on. See the device-specific data sheet for parameters.

### 22.2.2 OA Input

The OA has configurable input selection. The signals for the + and -inputs are individually selected with the OANx and OAPx bits and can be selected as external signals or internal signals from one of the DAC12 modules. One of the non-inverting inputs is tied together internally for all OA modules.

The OA input signal swing is software selectable with the OARRIP bit. When OARRIP $=0$, rail-to-rail input mode is selected, and the OA uses higher quiescent current. See the device data sheet for parameters.

### 22.2.3 OA Output

The OA has configurable output selection. The OA output signals can be routed to ADC12 inputs A12 (OA0), A13 (OA1), or A14 (OA2) with the OAADC 0 bit. When OAADC $0=1$ and OAPMx $>0$, the OA output is connected internally to the corresponding ADC input, and the external ADC input is not connected. The OA output signals can also be routed to ADC12 inputs A1 (OAO), A3 (OA1), or A5 (OA2) when OAFC $x=0$ or when OAADC1 $=1$. In this case, the OA output is connected to both the ADC12 input internally and the corresponding pin on the device. The OA output is also connected to an internal R-ladder with the OAFCx bits. The R-ladder tap is selected with the $O A F B R x$ bits to provide programmable gain amplifier functionality.

### 22.2.4 OA Configurations

The OA can be configured for different amplifier functions with the OAFCx bits. as listed in Table 22-1.

Table 22-1.0A Mode Select

| OAFCX | OA Mode |
| :---: | :--- |
| 000 | General-purpose op amp |
| 001 | Unity gain buffer |
| 010 | Reserved |
| 011 | Comparator |
| 100 | Non-inverting PGA amplifier |
| 101 | Reserved |
| 110 | Inverting PGA amplifier |
| 111 | Differential amplifier |

## General-Purpose Opamp Mode

In this mode, the feedback resistor ladder is isolated from the OAx, and the OAxCTLO bits define the signal routing. The OAx inputs are selected with the OAPx and OANx bits. The OAx output is connected internally to the ADC12 input channel as selected by the OAXCTLO bits.

## Unity Gain Mode

In this mode, the output of the OAx is connected to $\mathrm{R}_{\text {BOtтом }}$, and the inverting input of the OAx providing a unity-gain buffer. The non-inverting input is selected by the OAPx bits. The external connection for the inverting input is disabled, and the OANx bits are don't care. The OAx output is connected internally to the ADC12 input channel as selected by the OAxCTLO bits.

Comparator Mode
In this mode, the output of the OAx is isolated from the resistor ladder. $\mathrm{R}_{\text {TOP }}$ is connected to $A V_{S S}$, and $R_{\text {BOTтом }}$ is connected to $A V_{C C}$. The OAxTAP signal is connected to the inverting input of the OAx, providing a comparator with a programmable threshold voltage selected by the OAFBRx bits. The non-inverting input is selected by the OAPx bits. Hysteresis can be added by an external positive feedback resistor. The external connection for the inverting input is disabled, and the OANx bits are don't care. The OAx output is connected internally to the ADC12 input channel as selected by the OAxCTLO bits.

## Non-Inverting PGA Mode

In this mode, the output of the OAx is connected to $\mathrm{R}_{\text {top }}$, and $\mathrm{R}_{\text {Bottom }}$ is connected to $\mathrm{AV}_{\text {Ss }}$. The OAxTAP signal is connected to the inverting input of the OAx, providing a non-inverting amplifier configuration with a programmable gain of [1+OAxTAP ratio]. The OAxTAP ratio is selected by the OAFBRx bits. If the OAFBRx bits $=0$, the gain is unity. The non-inverting input is selected by the OAPx bits. The external connection for the inverting input is disabled, and the OANx bits are don't care. The OAx output is connected internally to the ADC12 input channel as selected by the OAXCTLO bits.

## Inverting PGA Mode

In this mode, the output of the OAx is connected to $R_{\text {top }}$, and $R_{\text {Bottom }}$ is connected to an analog multiplexer that multiplexes the OAxIO, OAxI1, or the output of one of the remaining OAs, selected with the OANx bits. The OAxTAP signal is connected to the inverting input of the OAx, providing an inverting amplifier with a gain of -OAxTAP ratio. The OAxTAP ratio is selected by the OAFBRx bits. The non-inverting input is selected by the OAPx bits. The OAx output is connected internally to the ADC12 input channel as selected by the OAxCTLO bits.

## Differential Amplifier Mode

This mode allows internal routing of the OA signals for a two-opamp or three-opamp instrumentation amplifier. Figure 22-2 shows a two-opamp configuration with OAO and OA1. In this mode, the output of the OAx is connected to $\mathrm{R}_{\text {TOP }}$ by routing through another OAx in the Inverting PGA mode. $\mathrm{R}_{\text {воттом }}$ is unconnected, providing a unity-gain buffer. This buffer is combined with one or two remaining OAx modules to form the differential amplifier. The OAx output is connected internally to the ADC12 input channel as selected by the OAxCTLO bits.

Figure 22-2 shows an example of a two-opamp differential amplifier using OAO and OA1. The control register settings and are shown in Table 22-2. The gain for the amplifier is selected by the OAFBRx bits for OA1 and is shown in Table 22-3. The OAx interconnections are shown in Figure 22-3.

Table 22-2.Two-O pamp Differential Amplifier Control Register Settings

| Register | Settings (Binary) |
| :--- | :--- |
| OAOCTLO | $00 \mathrm{xx} x \times 00$ |
| OAOCTL1 | 0001110 x |
| OA1CTLO | 10 xx xxxx |
| OA1CTL1 | $\mathrm{xxx} \mathrm{1100x}$ |

Table 22-3.Two-O pamp Differential Amplifier Gain Settings

| OA1 OAFBRx | Gain |
| :---: | :--- |
| 000 | 0 |
| 001 | $1 / 3$ |
| 010 | 1 |
| 011 | $12 / 3$ |
| 100 | 3 |
| 101 | $41 / 3$ |
| 110 | 7 |
| 111 | 15 |

Figure 22-2. Two Opamp Differential Amplifier


Figure 22-3. Two Opamp Differential Amplifier OAx Interconnections


Figure 22-4 shows an example of a three-opamp differential amplifier using OA0, OA1, and OA2. The control register settings are shown in Table 22-4. The gain for the amplifier is selected by the OAFBRx bits of OAO and OA2. The OAFBRx settings for both OAO and OA2 must be equal. The gain settings are shown in Table 22-5. The OAx interconnections are shown in Figure 22-5.

Table 22-4.Three-Opamp Differential Amplifier Control Register Settings

| Register | Settings (Binary) |
| :--- | :--- |
| OAOCTLO | $00 x x \times x 00$ |
| OAOCTL1 | $x x x 0010 x$ |
| OA1CTL0 | $00 x x \times x 00$ |
| OA1CTL1 | $0001110 x$ |
| OA2CTL0 | $1111 x x x x$ |
| OA2CTL1 | $x x x 1100 x$ |

Table 22-5.Three-Opamp Differential Amplifier Gain Settings

| OA0/OA2 OAFBRx | Gain |
| :---: | :--- |
| 000 | 0 |
| 001 | $1 / 3$ |
| 010 | 1 |
| 011 | $12 / 3$ |
| 100 | 3 |
| 101 | $41 / 3$ |
| 110 | 7 |
| 111 | 15 |

Figure 22-4. Three-Opamp Differential Amplifier


Figure 22-5. Three-Opamp Differential Amplifier OAx Interconnections


### 22.3 OA Modules in MSP430FG42x0 Devices

In MSP430FG42x0 devices, two operational amplifiers, a DAC, and a sigma-delta converter are combined into a measurement front end. The DAC12 module and the SD16A_1 module are described in separate chapters.

The block diagram of the operational amplifier is shown in Figure 22-6.
Figure 22-6. FG42x0 Operational Amplifiers Block Diagram


### 22.3.1 OA Amplifier

Each OA is a configurable low-current operational amplifier that can be configured as an inverting amplifier or a non-inverting amplifier.

### 22.3.2 OA Inputs

The OA has configurable input selection. The signals for the + and -inputs are individually selected with the OANX and OAPX bits and can be selected as external signals or internal signals from the DAC12 modules or VSS. One of the non-inverting inputs (OAOIO) is tied together internally for all OA modules.

The SWCTL0, SWCTL1, SWCTL4, and SWCTL5 bits force settings of the OANx and OAPx bits. See section Switch Control for more details.

### 22.3.3 OA Outputs

The OA outputs are routed to the respective output pin OAxOUT and the positive SD16_A inputs A0+(OA0), or A1+(OA1).

### 22.3.4 OA Configurations

The OA can be configured for different amplifier functions with the OAFCx bits as listed in Table 22-6. The SWCTL0, SWCTL1, SWCTL4, and SWCTL5 bits force settings of the OAFCx bits. See section Switch Control for more details.

Table 22-6.FG42x0 OA Mode Select

| OAFCx | OA Mode |
| :---: | :--- |
| 000 | General-purpose opamp |
| 001 | Unity gain buffer |
| 010 | Reserved |
| 011 | Reserved |
| 100 | Reserved |
| 101 | Reserved |
| 110 | Inverting amplifier |
| 111 | Reserved |

## General-Purpose Opamp Mode

In this mode, the OAx inputs are selected with the OAPx and OANx bits. The OAx output is connected to the output pin and to the SD16_A input. Any feedback needs to be done externally from the output pins OAXOUT to one of the input pins OAxIO to OAxI2.

## Unity-Gain Mode

In this mode, the output of the OAx is connected directly to the inverting input of the OAx providing a unity-gain buffer. The non-inverting input is selected by the OAPx bits. The external connection for the inverting input is disabled, and the OANx bits are don't care.

## Inverting Amplifier Mode

In this mode, an additional feedback connection is provided as shown in Figure 22-7. The OANx bits select the inverting input signal, which is also connected to the feedback input and to the negative SD16_A input. The circuitry shown in Figure 22-7 mimics a low resistive multiplexer between the inputs OAxI1 and OAxI2. Because the current into the negative terminal of operational amplifier is very low, the voltage drop over the negative input multiplexer can be neglected. The multiplexer connecting the input OAxI1 or OAxI2 to the feedback path is included in the feedback loop, thus compensating for the voltage drop across this multiplexer. This mode is especially useful for transimpedance amplifiers as shown in Figure 22-12.

The non-inverting input is selected by the OAPx bits. The OAx output is connected to the output pin and to the positive SD16_A input.

Figure 22-7. Inverting Amplifier Configuration


Figure 22-8. Transimpedance Amplifier With Two Current Inputs


### 22.3.5 Switch Control

The switch control register SWCTL controls the low resistive switches to ground SWOC and SW1C as well as simplifies the operation of the operational amplifier as transimpedance amplifier.

SWCTL2 closes the switch SWOC to ground, and SWCTL6 closes the switch SW1C. SWCTL3 shorts the external feedback resistor for OA0, and SWCTL7 shorts the external feedback resistor for OA1. SWCTLO and SWCTL1 select the negative analog input to the transimpedance amplifier OAO, and SWCTL4 and SWCTL5 select them for OA1 as shown in Table 22-9.

Table 22-7.Input Control of Transimpedance Amplifier

| SWCTLO (OAO) <br> SWCTL4 (OA1) | SWCTL1 (OAO) <br> SWCTL5 (OA1) | Forced Settings |
| :---: | :---: | :--- |
| 1 | 0 | OAN $x=00$ <br> OAFCx $=110$ <br> 0 |
|  | 1 | OANx $=01$ |
| 0 | 0 | OAFCx=110 |
| 1 | 1 | No forced settings |

### 22.3.6 Offset Calibration

Figure 22-9 shows the configuration for the offset measurement. To measure the offset of the operational amplifier OAx, the unity-gain buffer mode needs to be selected with OAFCx =001, and the positive input of the amplifier needs to be connected to the negative input of the sigma-delta ADC by setting the calibration bit OACAL. The voltage that can be measured between the negative and the positive SD16_A input represents the offset voltage of the operational amplifier. The measurement result can be incorporated into the later measurement results to compensate for the offset of the amplifier.

Figure 22-9. Offset Calibration


### 22.4 OA Modules in MSP430FG47x Devices

In the MSP430FG47x devices, two operational amplifiers, two DAC modules, and a sigma-delta converter are combined into a measurement front end. The DAC12 modules and the SD16_A module are described in separate chapters.

The block diagram of the operational amplifier is shown in Figure 22-10.

Figure 22-10. MSP430FG47x Operational Amplifiers 0/1 (OAO/1) Block Diagram


Note 1: DAC12_0 is routed to OA1. DAC12_1 is routed to OA0 only if DAC12OPS1 $=0$.

### 22.4.1 OA Amplifier

Each OA is a configurable low-current operational amplifier that can be configured as an inverting amplifier or a non-inverting amplifier.

### 22.4.2 OA Inputs

The OA has configurable input selection. The signals for the + and - inputs are individually selected with the OANx and OAP $x$ bits and can be selected as external signals or internal signals from the DAC12 module. One of the non-inverting inputs (OAOIO) is tied together internally for both OA modules.

The SWCTL0, SWCTL1, SWCTL4, SWCTL5, SWCTL8, and SWCTL12 bits overwrite settings given by the OANx and OAPx bits. See section Switch Control for more details. Also the untiy gain buffer mode sets the input for the -input of the OAx module to the OAx output.

### 22.4.3 OA Outputs

The OA outputs are routed to the respective output pin OAxOUT and the positive SD16_A inputs A0+(OA0), or A1+(OA1).

### 22.4.4 OA Configurations

The OA can be configured for different amplifier functions with the OAFCx bits as listed in Table 22-8. The SWCTLO, SWCTL1, SWCTL4, SWCTL5, SWCTL8, and SWCTL12 bits force settings of the OAFCx bits. See section $S$ witch Control for more details.

Table 22-8.MS P430FG 47x OAx Mode Select

| OAFCx | OAx Mode |
| :---: | :--- |
| 000 | General-purpose op amp |
| 001 | Unity-gain buffer |
| 010 | Reserved |
| 011 | Reserved |
| 100 | Reserved |
| 101 | Reserved |
| 110 | Inverting amplifier |
| 111 | Reserved |

## General-Purpose Opamp Mode

In this mode the OAx inputs are selected with the OAP $x$ and OANx bits. The OAx output is connected to the output pin and to the SD16_A inputs. Any feedback needs to be done externally from the output pins OAxOUT to one of the input pins OAxIO to OAxI3.

## Unity Gain Mode

In this mode the output of the OAx is connected directly to the inverting input of the OAx providing a unity gain buffer. The non-inverting input is selected by the OAP $x$ bits. The external connection for the inverting input is disabled and the OANx bits are don't care.

## Inverting Amplifier Mode

In this mode an additional feedback connection is provided as shown in Figure 22-11. The OANx bits select the inverting input signal, which is also connected to the feedback input and to the negative SD16_A input. The circuitry shown in Figure 22-11 mimics a low resistive multiplexer between the inputs OAxI 1 and $\mathrm{OAxl2}$. Because the current into the negative terminal of operational amplifier is very low, the voltage drop over the negative input multiplexer can be neglected. The multiplexer connecting the input OAxl1 or OAxI2 to the feedback path is included in the feedback loop, thus compensating for the voltage drop across this multiplexer. This mode is especially useful for transimpedance amplifiers as shown in Figure 22-12.

The non-inverting input is selected by the OAPx bits. The OAx output is connected to the output pin and to the positive SD16_A input.

Figure 22-11.Inverting Amplifier Configuration


Figure 22-12. Transimpedance Amplifier With Three Current Inputs


Note 1: DAC12_0 is routed to OA1. DAC12_1 is routed to OA0 only if DAC12OPS $1=0$.

### 22.4.5 Switch Control of the FG47x devices

The switch control register OASWCTLO simplifies the operation of the operational amplifier.

SWCTL3 shorts the external feedback resistor for OAO and SWCTL7 shorts the external feedback resistor for OA1. SWCTL0 and SWCTL1 select the negative analog input to the transimpedance amplifier OAO, SWCTL4 and SWCTL5 select them for OA1 as shown in Table 22-9.

Table 22-9. Input Control of Transimpedance Amplifier

| OASWCTLO |  | Forced Settings |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| SWCTLx | BIT | OAFCx | OANx |  |
| 0 | 8 | 110 | 00 | Selects channel 0 at the - terminal of OA0. |
| 1 | 9 | 110 | 01 | Selects channel 1 at the - terminal of OA0. |
| 2 | 10 | - | - | Reserved. |
| 3 | 11 | - | - | OA00UT and OA0FB are shorted. |
| 4 | 12 | 110 | 00 | Selects channel 0 at the - terminal of OA1. |
| 5 | 13 | 110 | 01 | Selects channel 1 at the - terminal of OA1. |
| 6 | 14 | - | - | Reserved. |
| 7 | 15 | - | - | OA10UT and OA1FB are shorted. |
| 8 | 0 | 110 | 10 | Selects channel 2 at the - terminal of OA0. |
| 9 | 1 | - | - | Range switch control of OAO (OAORFB). |
| 10 | 2 | - | - | Reserved. |
| 11 | 3 | - | - | Reserved |
| 12 | 4 | 110 | 10 | Selects channel 2 at the - terminal of OA1. |
| 13 | 5 | - | - | Range switch control of OA1 (OA1RFB). |
| 14 | 6 | - | - | Reserved. |
| 15 | 7 | - | - | Reserved |

### 22.4.6 Offset Calibration

Figure 22-9 shows the configuration for the offset measurement. To measure the offset of the operational amplifier OAx the OAxCAL bit must be set. The voltage that can be measured between the negative and the positive SD16_A input represents the offset voltage of the operational amplifier. The measurement result can be incorporated into the later measurement results to compensate for the offset of the amplifier. For both OA modules the DAC120PS bit of DAC12_0 module selects if the internal or the external DAC12_x is used.

Figure 22-13. Offset C alibration


### 22.5 OA Registers

The OA registers are listed in Table 22-10.
Table 22-10. OA Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| OAO Control register 0 | OAOCTLO | Read/write | OCOh | Reset with PUC |
| OA0 control register 1 | OAOCTL1 | Read/write | OC1h | Reset with PUC |
| OA1 control register 0 | OA1CTL0 | Read/write | OC2h | Reset with PUC |
| OA1 control register 1 | OA1CTL1 | Read/write | OC3h | Reset with PUC |
| OA2 control register 0 | OA2CTL0 | Read/write | OC4h | Reset with PUC |
| OA2 control register 1 | OA2CTL1 | Read/write | OC5h | Reset with PUC |

## OAxCTLO, Opamp Control Register 0



## OAxCTL1, Opamp Control Register 1



### 22.6 OA Registers in MSP430FG42x0 Devices

The OA registers are listed in Table 22-10.
Table 22-11. OA Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| OAO control register 0 | OAOCTLO | Read/write | OCOh | Reset with PUC |
| OAO control register 1 | OAOCTL1 | Read/write | OC1h | Reset with PUC |
| OA1 control register 0 | OA1CTLO | Read/write | OC2h | Reset with PUC |
| OA1 control register 1 | OA1CTL1 | Read/write | OC3h | Reset with PUC |
| Switch control register | SWCTL | Read/write | OCFh | Reset with PUC |

## OAxCTLO, Opamp Control Register 0

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OANX |  | OAPX |  | OAPMx |  | Reserved | Reserved |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |


| OANx | Bits | Inverting input select |
| :---: | :---: | :---: |
|  | 7-6 | These bits select the input signal for the OAx inverting input. |
|  |  | 00 OAxI1 |
|  |  | 01 OAx12 |
|  |  | 10 DAC internal |
|  |  | 11 VSS |
| OAPX | Bits | Non-inverting input select |
|  | 5-4 | These bits select the input signal for the OAx non-inverting input. |
|  |  | 00 OAxIO |
|  |  | 01 OAOIO |
|  |  | 10 DAC internal |
|  |  | 11 VSS |
| OAPMX | Bits | Slew rate select |
|  | 3-2 | These bits select the slew rate vs. current consumption of the OAx. |
|  |  | 00 Off, output high Z |
|  |  | 01 Slow |
|  |  | 10 Medium |
|  |  | 11 Fast |
| Reserved | Bits | Reserved |
|  | 1-0 |  |

## OAxCTL1, Opamp Control Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Reserved |  | OAFCx |  |  | OACAL | Reserved |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |
| Reserved | $\begin{aligned} & \text { Bits } \\ & 7-5 \end{aligned}$ | Reserved |  |  |  |  |  |
| OAFCX | Bit 4-2 | OAx function These bits 000 Gene 001 010 011 100 10 | trol the fu pose uffer <br> plifier | of OA |  |  |  |
| OACAL | Bit 1 | Offset cali This bit en 0 Offs 1 Offs | he off ration ration | libration <br> ed <br> ed |  |  |  |
| Reserved | Bit 0 | Reserved |  |  |  |  |  |

## SWCTL, Switch Control Register



### 22.7 OA Registers in MSP430FG47x Devices

The OA registers are listed in Table 22-12.
Table 22-12. OA Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| OAO control register 0 | OAOCTLO | Read/write | OCOh | Reset with PUC |
| OAO control register 1 | OAOCTL1 | Read/write | OC1h | Reset with PUC |
| OA1 control register 0 | OA1CTLO | Read/write | OC2h | Reset with PUC |
| OA1 control register 1 | OA1CTL1 | Read/write | OC 3h | Reset with PUC |
| OA S witch control register high byte | OASWCTL_H | Read/write | OCEh | Reset with PUC |
| OA S witch control register low byte | OASWCTL_L | Read/write | OCFh | Reset with PUC |
| OA switch control register word | OASWCTLO | Read/write | OCEh | Reset with PUC |

## OAxCTLO, Opamp Control Register 0



| OANX | Bits | Inverting input select |
| :---: | :---: | :---: |
|  | 7-6 | These bits select the input signal for the OAx inverting input. |
|  |  | 00 OAxI1 |
|  |  | 01 OAxI2 |
|  |  | 10 OAxI3 |
|  |  | 11 DAC12_0 (OA0), DAC12_1 (OA1) if the DAC12OPS bits are cleared. |
| OAPX | Bits | Non-inverting input select |
|  | 5-4 | These bits select the input signal for the OAx non-inverting input. |
|  |  | 00 OAxIO |
|  |  | 01 OA010 if DAC120PS is set. If DAC12OPS is 0 then DAC12_0 (OA0)/ |
|  |  | DAC12_1 (OA1) is used. |
|  |  | 10 DAC 12_1 (OA0)/ DAC 12 - 0 (OA1) |
|  |  | 11 VSS |
| OAPMX | Bits | Slew rate select |
|  | 3-2 | These bits select the slew rate vs. current consumption of the OAx. |
|  |  | 00 Off, output high Z |
|  |  | 01 Slow |
|  |  | 10 Medium |
|  |  | 11 Fast |
| Reserved | Bits | Reserved |
|  | 1-0 |  |

## OAxCTL1, Opamp Control Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Reserved |  | OAFCX |  |  | OACAL | Reserved |
| r-0 | r-0 | r-0 | rw-0 | rw-0 | rw-0 | rw-0 | r-0 |
| Reserved | $\begin{aligned} & \text { Bits } \\ & 7-5 \end{aligned}$ | Reserved |  |  |  |  |  |
| OAFCx | Bit 4-2 | OAx functi These bits 000 Gen 001 010 011 | trol | of O |  |  |  |
| OACAL | Bit 1 | Offset cali This bit en 0 1 | the off | ibratio <br> ed <br> d |  |  |  |
| Reserved | Bit 0 | Reserved |  |  |  |  |  |

## OASWCTLO, Switch Control Register 0

| 15 | 14 | 13 12 |  | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWCTL7 | Reserved | SWCTL5 | SWCTL4 | SWCTL3 | Reserved | SWCTL1 | SWCTLO |
| rw-0 | r-0 | rw-0 | rw-0 | rw-0 | r-0 | rw-0 | rw-0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | Reserved | SWCTL13 | SWCTL12 | Reserved | Reserved | SWCTL9 | SWCTL8 |
| r-0 | r-0 | rw-0 | rw-0 | r-0 | r-0 | rw-0 | rw-0 |

SWCTL7 Bit 15 Shunt switch for OA1
0 Switch open
1 OA1OUT and OA1FB shorted together
Reserved Bit 14 Reserved
SWCTL5 Bit 13 OANx and OAFC $x$ forced settings for OA1
0 No forced settings
1 OA112 enabled; OAFCx forced to 110.
SWCTL4 Bit 12 OANx and OAFC $x$ forced settings for OA1
0 No forced settings
1 OA1I1 enabled; OAFCx forced to 110.
sWCTL3 Bit 11 Shunt switch for OAO
$0 \quad$ Switch open
1 OAOOUT and OAOFB shorted together
Reserved Bit 10 Reserved
SWCTL1 Bit 9 OANX and OAFCX forced settings for OAO
0 No forced settings
1 OAOI2 enabled; OAFCx forced to 110.
SWCTLO Bit 8 OANx and OAFCx forced settings for OAO
0 No forced settings
1 OAOIl enabled; OAFCx forced to 110.
Reserved Bits Reserved
7-6
SWCTL13 Bit 5 Range switch control for OA1
0 Switch open
1 Switch closed.
SWCTL12 Bit $4 \quad$ OANx and OAFCx forced settings for OA1
0 No forced settings
$1 \quad$ OA1I3 enabled; OAFCx forced to 110.
Reserved Bits Reserved
3-2
SWCTL9 Bit $1 \quad$ Range feedback switch control for OAO0 Switch open1 Switch closed.
SWCTL8 Bit $0 \quad$ OAN $x$ and OAFC $x$ forced settings for OAO
0 No forced settings
1 OAOI3 enabled; OAFCx forced to 110 .

## Chapter 23

## Comparator_A

Comparator_A is an analog voltage comparator. This chapter describesComparator_A. Comparator_A is implemented in all MSP $430 \times 4 x x$ devices.Topic Page
23.1 Comparator_A Introduction ..... 23-2
23.2 Comparator_A Operation ..... 23-4
23.3 Comparator_A Registers ..... 23-9

### 23.1 Comparator_A Introduction

The comparator_A module supports precision slope analog-to-digital conversions, supply voltage supervision, and monitoring of external analog signals.

Features of Comparator_A include:

- Inverting and non-inverting terminal input multiplexer
- Software selectable RC-filter for the comparator output
- Output provided to Timer_A capture input
- Software control of the port input buffer
- Interrupt capability
- Selectable reference voltage generator
- Comparator and reference generator can be powered down

The Comparator_A block diagram is shown in Figure 23-1.

Figure 23-1. Comparator_A Block Diagram


### 23.2 Comparator_A Operation

The comparator_A module is configured with user software. The setup and operation of comparator_A is discussed in the following sections.

### 23.2.1 Comparator

The comparator compares the analog voltages at the + and - input terminals. If the + terminal is more positive than the - terminal, the comparator output CAOUT is high. The comparator can be switched on or off using control bit CAON. The comparator should be switched off when not in use to reduce current consumption. When the comparator is switched off, the CAOUT is always low.

### 23.2.2 Input Analog Switches

The analog input switches connect or disconnect the two comparator input terminals to associated port pins using the P2CAx bits. Both comparator terminal inputs can be controlled individually. The P2CAx bits allow:

- Application of an external signal to the + and - terminals of the comparator
- Routing of an internal reference voltage to an associated output port pin

Internally, the input switch is constructed as a T-switch to suppress distortion in the signal path.

## Note: Comparator Input Connection

When the comparator is on, the input terminals should be connected to a signal, power, or ground. Otherwise, floating levels may cause unexpected interrupts and increased current consumption.

The CAEX bit controls the input multiplexer, exchanging which input signals are connected to the comparator's + and - terminals. Additionally, when the comparator terminals are exchanged, the output signal from the comparator is inverted. This allows the user to determine or compensate for the comparator input offset voltage.

### 23.2.3 Output Filter

The output of the comparator can be used with or without internal filtering. When control bit CAF is set, the output is filtered with an on-chip RC-filter.

Any comparator output oscillates if the voltage difference across the input terminals is small. Internal and external parasitic effects and cross coupling on and between signal lines, power supply lines, and other parts of the system are responsible for this behavior as shown in Figure 23-2. The comparator output oscillation reduces accuracy and resolution of the comparison result. Selecting the output filter can reduce errors associated with comparator oscillation.

Figure 23-2. RC-Filter Response at the Output of the Comparator


### 23.2.4 Voltage Reference Generator

The voltage reference generator is used to generate $\mathrm{V}_{\text {CAREF }}$, which can be applied to either comparator input terminal. The CAREFx bits control the output of the voltage generator. The CARSEL bit selects the comparator terminal to which $\mathrm{V}_{\text {CAREF }}$ is applied. If external signals are applied to both comparator input terminals, the internal reference generator should be turned off to reduce current consumption. The voltage reference generator can generate a fraction of the device's $\mathrm{V}_{\mathrm{CC}}$ or a fixed transistor threshold voltage of $\sim 0.55 \mathrm{~V}$.

### 23.2.5 Comparator_A, Port Disable Register CAPD

The comparator input and output functions are multiplexed with the associated I/O port pins, which are digital CMOS gates. When analog signals are applied to digital CMOS gates, parasitic current can flow from $\mathrm{V}_{\mathrm{CC}}$ to GND. This parasitic current occurs if the input voltage is near the transition level of the gate. Disabling the port pin buffer eliminates the parasitic current flow and therefore reduces overall current consumption.

The CAP Dx bits, when set, disable the corresponding P1 input buffer as shown in Figure 23-3. When current consumption is critical, any P1 pin connected to analog signals should be disabled with their associated CAPDx bit.

Figure 23-3. Transfer Characteristic and Power Dissipation in a CMOS Inverter/Buffer


### 23.2.6 Comparator_A Interrupts

One interrupt flag and one interrupt vector are associated with the Comparator_A as shown in Figure 23-4. The interrupt flag CAIF G is set on either the rising or falling edge of the comparator output, selected by the CAIES bit. If both the CAIE and the GIE bits are set, then the CAIFG flag generates an interrupt request. The CAIFG flag is automatically reset when the interrupt request is serviced or may be reset with software.

Figure 23-4. Comparator_A Interrupt System


### 23.2.7 Comparator_A Used to Measure Resistive Elements

The Comparator_A can be optimized to precisely measure resistive elements using single slope analog-to-digital conversion. For example, temperature can be converted into digital data using a thermistor, by comparing the thermistor's capacitor discharge time to that of a reference resistor as shown in Figure 23-5. A reference resister R ref is compared to Rmeas.

Figure 23-5. Temperature Measurement System


The MSP430 resources used to calculate the temperature sensed by R meas are:

- Two digital I/O pins to charge and discharge the capacitor.
- I/O set to output high ( $\mathrm{V}_{\mathrm{CC}}$ ) to charge capacitor, reset to discharge.
- I/O switched to high-impedance input with CAPDx set when not in use.
$\square$ One output charges and discharges the capacitor via R ref.
$\square$ One output discharges capacitor via R meas.
$\square$ The + terminal is connected to the positive terminal of the capacitor.
$\square$ The - terminal is connected to a reference level, for example $0.25 \times \mathrm{V}_{\mathrm{CC}}$.
- The output filter should be used to minimize switching noise.
- CAOUT used to gate Timer_A CCI1B, capturing capacitor discharge time.

More than one resistive element can be measured. Additional elements are connected to CAO with available I/O pins and switched to high impedance when not being measured.

The thermistor measurement is based on a ratiometric conversion principle.
The ratio of two capacitor discharge times is calculated as shown in Figure 23-6.

Figure 23-6. Timing for Temperature Measurement Systems


The $\mathrm{V}_{\text {cc }}$ voltage and the capacitor value should remain constant during the conversion, but are not critical since they cancel in the ratio:
$\frac{N_{\text {meas }}}{N_{\text {ref }}}=\frac{-R_{\text {meas }} \times C \times \ln \frac{V_{\text {ref }}}{V_{C C}}}{-R_{\text {ref }} \times C \times \ln \frac{V_{\text {ref }}}{V_{C C}}}$
$\frac{N_{\text {meas }}}{N_{\text {ref }}}=\frac{R_{\text {meas }}}{R_{\text {ref }}}$
$R_{\text {meas }}=R_{\text {ref }} \times \frac{N_{\text {meas }}}{N_{\text {ref }}}$

### 23.3 Comparator_A Registers

The Comparator_A registers are listed in Table 23-1.
Table 23-1.Comparator_A Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| Comparator_A control register 1 | CACTL1 | Read/write | 059 h | Reset with POR |
| Comparator_A control register 2 | CACTL2 | Read/write | 05 hh | Reset with POR |
| Comparator_A port disable | CAPD | Read/write | $05 B h$ | Reset with POR |

## CACTL1, Comparator_A Control Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CAEX | CARSEL | CAREFX | CAON | CAIES | CAIE | CAIFG |  |
| $r \mathrm{rw}-(0)$ | $\mathrm{rw}-(0) \quad \mathrm{rw}-(0) \quad \mathrm{rw}-(0)$ | $\mathrm{rw}-(0)$ | $\mathrm{rw}-(0)$ | $\mathrm{rw}-(0)$ | $\mathrm{rw}-(0)$ |  |  |


| CAEX | Bit 7 | Comparator_A exchange. This bit exchanges the comparator inputs and inverts the comparator output. |
| :---: | :---: | :---: |
| CARSEL | Bit 6 | Comparator_A reference select. This bit selects which terminal the $\mathrm{V}_{\text {CAREF }}$ is applied to. <br> When $\operatorname{CAEX}=0$ : <br> $0 \quad \mathrm{~V}_{\text {CAREF }}$ is applied to the + terminal <br> $1 \quad V_{\text {CAREF }}$ is applied to the - terminal <br> When CAEX = 1: <br> $0 \quad V_{\text {CAREF }}$ is applied to the - terminal <br> $1 \quad \mathrm{~V}_{\text {CAREF }}$ is applied to the + terminal |
| CAREF | $\begin{aligned} & \text { Bits } \\ & 5-4 \end{aligned}$ | ```Comparator_A reference. These bits select the reference voltage \(\mathrm{V}_{\text {CAREF }}\). 00 Internāl reference off. An external reference can be applied. \(01 \quad 0.25 * V_{\text {CC }}\) \(10 \quad 0.50 * V_{\mathrm{CC}}\) 11 Diode reference is selected``` |
| CAON | Bit 3 | Comparator_A on. This bit turns on the comparator. When the comparator is off it consumes no current. The reference circuitry is enabled or disabled independently. <br> 0 Off <br> 1 On |
| CAIES | Bit 2 | ```Comparator_A interrupt edge select 0 Rising edge 1 Falling edge``` |
| CAIE | Bit 1 | Comparator_A interrupt enable <br> 0 Disabled <br> 1 Enabled |
| CAIFG | Bit 0 | The Comparator_A interrupt flag 0 No interrupt pending <br> 1 Interrupt pending |

## CACTL2, Comparator_A Control Register 2

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  | P2CA1 | P2CA0 | CAF | CAOUT |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | r-(0) |


| Unused | $\begin{aligned} & \text { Bits } \\ & 7-4 \end{aligned}$ | Unused. |
| :---: | :---: | :---: |
| P2CA1 | Bit 3 | Pin to CA1. This bit selects the CA1 pin function. <br> 0 The pin is not connected to CA1 <br> 1 The pin is connected to CA1 |
| P2CAO | Bit 2 | Pin to CAO. This bit selects the CAO pin function. <br> 0 The pin is not connected to CAO <br> 1 The pin is connected to CAO |
| CAF | Bit 1 | $\begin{aligned} & \text { Comparator_A output filter } \\ & 0 \quad \text { Comparator_A output is not filtered } \\ & 1 \quad \text { Comparator_A output is filtered } \end{aligned}$ |
| CAOUT | Bit 0 | Comparator_A output. This bit reflects the value of the comparator output. Writing this bit has no effect. |

## CAPD, Comparator_A Port Disable Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CAPD7 | CAPD6 | CAPD5 | CAPD4 | CAPD3 | CAPD2 | CAPD1 | CAPD0 |
| $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ |

[^8]
## Chapter 24

## Comparator_A+

Comparator_A+ is an analog voltage comparator. This chapter describes the operation of the Comparator_A+ of the $4 x x$ family. It is available on the MSP430F41×2 devices
Topic Page
24.1 Comparator_A+ Introduction ..... 24-2
24.2 Comparator_A+Operation ..... 24-4
24.3 Comparator_A+Registers ..... 24-10

### 24.1 Comparator_A+ Introduction

The Comparator_A+ module supports precision slope analog-to-digital conversions, supply voltage supervision, and monitoring of external analog signals.

Features of Comparator_A+ include:

- Inverting and non-inverting terminal input multiplexer
- Software selectable RC-filter for the comparator output
- Output provided to Timer_A capture input
- Software control of the port input buffer
- Interrupt capability
- Selectable reference voltage generator
- Comparator and reference generator can be powered down
- Input Multiplexer

The Comparator_A+block diagram is shown in Figure 24-1.

Figure 24-1. Comparator_A+Block Diagram


### 24.2 Comparator_A+ Operation

The Comparator_A+ module is configured with user software. The setup and operation of Comparator_A+ is discussed in the following sections.

### 24.2.1 Comparator

The comparator compares the analog voltages at the + and - input terminals. If the + terminal is more positive than the - terminal, the comparator output CAOUT is high. The comparator can be switched on or off using control bit CAON. The comparator should be switched off when not in use to reduce current consumption. When the comparator is switched off, the CAOUT is always low.

### 24.2.2 Input Analog Switches

The analog input switches connect or disconnect the two comparator input terminals to associated port pins using the P2CAx bits. Both comparator terminal inputs can be controlled individually. The P2CAx bits allow:

- Application of an external signal to the + and - terminals of the comparator
- Routing of an internal reference voltage to an associated output port pin

Internally, the input switch is constructed as a T-switch to suppress distortion in the signal path.

## Note: Comparator Input Connection

When the comparator is on, the input terminals should be connected to a signal, power, or ground. Otherwise, floating levels may cause unexpected interrupts and increased current consumption.

The CAEX bit controls the input multiplexer, exchanging which input signals are connected to the comparator's + and - terminals. Additionally, when the comparator terminals are exchanged, the output signal from the comparator is inverted. This allows the user to determine or compensate for the comparator input offset voltage.

### 24.2.3 Input Short S witch

The CASHORT bit shorts the comparator_A+ inputs. This can be used to build a simple sample-and-hold for the comparator as shown in Figure 24-2.

Figure 24-2. Comparator_A+S ample-And-Hold


The required sampling time is proportional to the size of the sampling capacitor $\left(C_{s}\right)$, the resistance of the input switches in series with the short switch $\left(R_{i}\right)$, and the resistance of the external source ( $\mathrm{R}_{\mathrm{s}}$ ). The total internal resistance $\left(R_{I}\right)$ is typically in the range of $2-10 \mathrm{k} \Omega$. The sampling capacitor $\mathrm{C}_{\mathrm{S}}$ should be greater than 100 pF . The time constant, Tau, to charge the sampling capacitor $\mathrm{C}_{S}$ can be calculated with the following equation:

Tau $=\left(R_{I}+R_{S}\right) \times C_{S}$
Depending on the required accuracy 3 to 10 Tau should be used as a sampling time. With 3 Tau the sampling capacitor is charged to approximately $95 \%$ of the input signals voltage level, with 5 Tau it is charge to more than $99 \%$ and with 10 Tau the sampled voltage is sufficient for 12-bit accuracy.

### 24.2.4 Output Filter

The output of the comparator can be used with or without internal filtering. When control bit CAF is set, the output is filtered with an on-chip RC-filter.

Any comparator output oscillates if the voltage difference across the input terminals is small. Internal and external parasitic effects and cross coupling on and between signal lines, power supply lines, and other parts of the system are responsible for this behavior as shown in Figure 24-3. The comparator output oscillation reduces accuracy and resolution of the comparison result. Selecting the output filter can reduce errors associated with comparator oscillation.

Figure 24-3. RC-Filter Response at the Output of the Comparator


### 24.2.5 Voltage Reference Generator

The voltage reference generator is used to generate $\mathrm{V}_{\text {CAREF }}$, which can be applied to either comparator input terminal. The CAREFx bits control the output of the voltage generator. The CARSEL bit selects the comparator terminal to which $\mathrm{V}_{\text {CAREF }}$ is applied. If external signals are applied to both comparator input terminals, the internal reference generator should be turned off to reduce current consumption. The voltage reference generator can generate a fraction of the device's $\mathrm{V}_{\mathrm{CC}}$ or a fixed transistor threshold voltage of $\sim 0.55 \mathrm{~V}$.

### 24.2.6 Comparator_A+, Port Disable Register CAPD

The comparator input and output functions are multiplexed with the associated I/O port pins, which are digital CMOS gates. When analog signals are applied to digital CMOS gates, parasitic current can flow from $V_{c c}$ to GND. This parasitic current occurs if the input voltage is near the transition level of the gate. Disabling the port pin buffer eliminates the parasitic current flow and therefore reduces overall current consumption.

The CAPDx bits, when set, disable the corresponding Px input and output buffers as shown in Figure 24-4. When current consumption is critical, any port pin connected to analog signals should be disabled with its CAPDx bit.

Selecting an input pin to the comparator multiplexer with the P2CAx bits automatically disables the input and output buffers for that pin, regardless of the state of the associated CAPDx bit.

Figure 24-4. Transfer Characteristic and Power Dissipation in a CMOS Inverter/Buffer


### 24.2.7 Comparator_A+ Interrupts

One interrupt flag and one interrupt vector are associated with the Comparator_A+ as shown in Figure 24-5. The interrupt flag CAIFG is set on either the rising or falling edge of the comparator output, selected by the CAIES bit. If both the CAIE and the GIE bits are set, then the CAIFG flag generates an interrupt request. The CAIFG flag is automatically reset when the interrupt request is serviced or may be reset with software.

Figure 24-5. Comparator_A+Interrupt System


### 24.2.8 Comparator_A+ Used to Measure Resistive Elements

The Comparator_A+ can be optimized to precisely measure resistive elements using single slope analog-to-digital conversion. For example, temperature can be converted into digital data using a thermistor, by comparing the thermistor's capacitor discharge time to that of a reference resistor as shown in Figure $24-6$. A reference resister R ref is compared to R meas.

Figure 24-6. Temperature Measurement System


The MSP430 resources used to calculate the temperature sensed by R meas are:
$\square$ Two digital I/O pins to charge and discharge the capacitor.
$\square$ I/O set to output high $\left(\mathrm{V}_{\mathrm{CC}}\right)$ to charge capacitor, reset to discharge.
$\square$ I/O switched to high-impedance input with CAP Dx set when not in use.
$\square$ One output charges and discharges the capacitor via R ref.
$\square$ One output discharges capacitor via R meas.
$\square$ The + terminal is connected to the positive terminal of the capacitor.
$\square$ The - terminal is connected to a reference level, for example $0.25 \times \mathrm{V}_{\mathrm{CC}}$.
$\square$ The output filter should be used to minimize switching noise.
$\square$ CAOUT used to gate Timer_A CCI1B, capturing capacitor discharge time.
More than one resistive element can be measured. Additional elements are connected to CAO with available I/O pins and switched to high impedance when not being measured.

The thermistor measurement is based on a ratiometric conversion principle. The ratio of two capacitor discharge times is calculated as shown in Figure 24-7.

Figure 24-7. Timing for Temperature Measurement Systems


The $V_{C C}$ voltage and the capacitor value should remain constant during the conversion, but are not critical since they cancel in the ratio:
$\frac{N_{\text {meas }}}{N_{\text {ref }}}=\frac{-R_{\text {meas }} \times C \times \ln \frac{V_{\text {ref }}}{V_{C C}}}{-R_{\text {ref }} \times C \times \ln \frac{V_{\text {ref }}}{V_{C C}}}$
$\frac{N_{\text {meas }}}{N_{\text {ref }}}=\frac{R_{\text {meas }}}{R_{\text {ref }}}$
$R_{\text {meas }}=R_{\text {ref }} \times \frac{N_{\text {meas }}}{N_{\text {ref }}}$

### 24.3 Comparator_A+ Registers

The Comparator_A+ registers are listed in Table 24-1:
Table 24-1.Comparator_A+Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| Comparator_A+ control register 1 | CACTL1 | Read/write | 059 h | Reset with POR |
| Comparator_A+ control register 2 | CACTL2 | Read/write | $05 A h$ | Reset with POR |
| Comparator_A+ port disable | CAPD | Read/write | $05 B h$ | Reset with POR |

## CACTL1, Comparator_A+C ontrol Register 1



## CACTL2, Comparator_A+, Control Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CASHORT | P2CA4 | P2CA3 | P2CA2 | P2CA1 | P2CA0 | CAF | CAOUT |
| $r w-(0)$ | $\mathrm{rw}-(0)$ | $\mathrm{rw}-(0)$ | $\mathrm{rw}-(0)$ | $\mathrm{rw}-(0)$ | $\mathrm{rw}-(0)$ | $\mathrm{rw}-(0)$ | $\mathrm{r}-(0)$ |


| CASHORT | Bit 7 | Input short. This bit shorts the + and - input terminals. <br> 0 Inputs not shorted. <br> 1 Inputs shorted. |
| :---: | :---: | :---: |
| P2CA4 | Bit 6 | Input select. This bit together with P2CA0 selects the + terminal input when CAEX $=0$ and the - terminal input when $C A E X=1$. |
| P2CA3 | Bits | Input select. These bits select the - terminal input when CAEX $=0$ and the |
| P2CA2 | 5-3 | + terminal input when $\mathrm{CAEX}=1$. |
| P2CA1 |  | 000 No connection |
|  |  | 001 CA1 |
|  |  | 010 CA2 |
|  |  | 011 CA3 |
|  |  | 100 CA4 |
|  |  | 101 CA5 |
|  |  | 110 CA6 |
|  |  | 111 CA7 |
| P2CAO | Bit 2 | Input select. This bit, together with P2CA4, selects the + terminal input when $C A E X=0$ and the - terminal input when $C A E X=1$. |
|  |  | 00 No connection |
|  |  | 01 CAO |
|  |  | 10 CA1 |
|  |  | 11 CA2 |
| CAF | Bit 1 | Comparator_A + output filter |
|  |  | 0 Comparator_A+ output is not filtered |
|  |  | 1 Comparator_A+ output is filtered |
| CAOUT | Bit 0 | Comparator_A+ output. This bit reflects the value of the comparator output. Writing this bit has no effect. |

## CAPD, Comparator_A+, Port Disable Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CAPD7 | CAPD6 | CAPD5 | CAPD4 | CAPD3 | CAPD2 | CAPD1 | CAPD0 |
| $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $\mathrm{rw}-(0)$ | $\mathrm{rw}-(0)$ | $\mathrm{rw}-(0)$ | $\mathrm{rw}-(0)$ | $\mathrm{rw}-(0)$ |

[^9]
## Chapter 25

## LCD Controller

The LCD controller drives static, 2-mux, 3-mux, or 4-mux LCDs. This chapter describes LCD controller. The LCD controller is implemented on all MSP430x4xx devices, except the MSP430F41x2, MSP430x42x0, MSP430FG461x, MSP430F47x, MSP430FG47x, MSP430F47x3/4, and MSP430F471xx devices.
Topic Page
25.1 LCD Controller Introduction ..... 25-2
25.2 LCD Controller Operation ..... 25-4
25.3 LCD Controller Registers ..... 25-18

### 25.1 LCD Controller Introduction

The LCD controller directly drives LCD displays by creating the ac segment and common voltage signals automatically. The MSP 430 LCD controller can support static, 2-mux, 3-mux, and 4-mux LCDs.

The LCD controller features are:

- Display memory
- Automatic signal generation
- Configurable frame frequency
- Blinking capability
- Support for 4 types of LCDs:
- Static
- 2-mux, $1 / 2$ bias

■ 3 -mux, $1 / 3$ bias

- 4-mux, $1 / 3$ bias

The LCD controller block diagram is shown in Figure 25-1.

## Note: Max LCD Segment Control

The maximum number of segment lines available differs with device. See the device-specific datasheet for details.

Figure 25-1. LCD Controller Block Diagram


### 25.2 LCD Controller Operation

The LCD controller is configured with user software. The setup and operation of LCD controller is discussed in the following sections.

### 25.2.1 LCD Memory

The LCD memory map is shown in Figure 25-2. Each memory bit corresponds to one LCD segment, or is not used, depending on the mode. To turn on an LCD segment, its corresponding memory bit is set.

Figure 25-2. LCD Memory

| Associated Common Pins | 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 |  | ssociated |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address | 7 |  |  |  |  |  |  | 0 |  | ment Pins |
| 0A4h | -- | -- | -- | -- | -- | -- | -- | -- | 38 | 39,38 |
| OA3h | -- | -- | -- | -- | -- | -- | -- | -- | 36 | 37, 36 |
| OA2h | -- | -- | -- | -- | -- | -- | -- | -- | 34 | 35,34 |
| OA1h | -- | -- | -- | -- | -- | -- | -- | -- | 32 | 33, 32 |
| OAOh | -- | -- | -- | -- | -- | -- | -- | -- | 30 | 31, 30 |
| 09Fh | -- | -- | -- | -- | -- | -- | -- | -- | 28 | 29, 28 |
| 09Eh | -- | -- | -- | -- | -- | -- | -- | -- | 26 | 27, 26 |
| 09Dh | -- | -- | -- | -- | -- | -- | -- | -- | 24 | 25, 24 |
| 09Ch | -- | -- | -- | -- | -- | -- | -- | -- | 22 | 23, 22 |
| 09Bh | -- | -- | -- | -- | -- | -- | -- | -- | 20 | 21, 20 |
| 09Ah | -- | -- | -- | -- | -- | -- | -- | -- | 18 | 19, 18 |
| 099h | -- | -- | -- | -- | -- | -- | -- | -- | 16 | 17, 16 |
| 098h | -- | -- | -- | -- | -- | -- | -- | -- | 14 | 15, 14 |
| 097h | -- | -- | -- | -- | -- | -- | -- | -- | 12 | 13, 12 |
| 096h | -- | -- | -- | -- | -- | -- | -- | -- | 10 | 11, 10 |
| 095h | -- | -- | -- | -- | -- | -- | -- | -- | 8 | 9, 8 |
| 094h | -- | -- | -- | -- | -- | -- | -- | -- | 6 | 7,6 |
| 093h | -- | -- | -- | -- | -- | -- | -- | -- | 4 | 5, 4 |
| 092h | -- | -- | -- | -- | -- | -- | -- | -- | 2 | 3, 2 |
| 091h | -- | -- | -- | -- | -- | -- | -- | -- | 0 | 1, 0 |

### 25.2.2 Blinking the LCD

The LCD controller supports blinking. The LCDSON bit is ANDed with each segment's memory bit. When LCDSON $=1$, each segment is on or off according to its bit value. When LCDSON $=0$, each LCD segment is off.

### 25.2.3 LCD Timing Generation

The LCD controller uses the fLCD signal from the Basic Timer1 to generate the timing for common and segment lines. The proper frequency flCD depends on the LCD's requirement for framing frequency and LCD multiplex rate. See the Basic Timerl chapter for more information on configuring the fLCD frequency.

### 25.2.4 LCD Voltage Generation

The voltages required for the LCD signals are supplied externally to pins R33, R23, R 13, and R03. Using an equally weighted resistor divider ladder between these pins establishes the analog voltages as shown in Table 25-1. The resistor value $R$ is typically $680 \mathrm{k} \Omega$. Values of $R$ from $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ can be used depending on LCD requirements.

R33 is a switched $-V_{C C}$ output. This allows the power to the resistor ladder to be turned off eliminating current consumption when the LCD is not used.

Table 25-1.External LCD Module Analog Voltage

| OSCOFF | LCDMXx | LCDON | VA | VB | VC | VD | R33 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x$ | xx | 0 | 0 | 0 | 0 | 0 | Off |
| 1 | xx | x | 0 | 0 | 0 | 0 | Off |
| 0 | 00 | 1 | V5/V1 | V1/V5 | V5/V1 | V1/V5 | On |
| 0 | 01 | 1 | V5/V1 | V1/V5 | V3/V3 | V1/V5 | On |
| 0 | $1 x$ | 1 | V5/V1 | V2/V4 | V4/V2 | V1/V5 | On |

## LCD Contrast C ontrol

LCD contrast can be controlled by the R03 voltage level with external circuitry, typically an additional resistor Rx to GND. Increasing the voltage at R03 reduces the total applied segment voltage decreasing the LCD contrast.

### 25.2.5 LCD Outputs

Some LCD segment, common, and Rxx functions are multiplexed with digital I/O functions. These pins can function either as digital I/O or as LCD functions. The pin functions for COMx and Rxx, when multiplexed with digital I/O, are selected using the applicable PxSELx bits as described in the Digital I/O chapter. The LCD segment functions, when multiplexed with digital I/O, are selected using the LCDPx bits.

The LCDPx bits selects the LCD function for groups of pins. When LCDPx $=0$, no multiplexed pin is set to LCD function. When LCDP $x=1$, segments S 0 to S15 are selected as LCD function. When LCDP $x>1$, LCD segment functions are selected in groups of four. For example, when LCDP $x=2$, segments SO to $S 19$ are selected as LCD function.

## Note: LCDPx Bits Do Not Affect Dedicated LCD Segment Pins

The LCDPx bits only affect pins with multiplexed LCD segment functions and digital I/O functions. Dedicated LCD segment pins are not affected by the LCDPx bits.

### 25.2.6 Static Mode

In static mode, each MSP430 segment pin drives one LCD segment, and one common line, COMO, is used. Figure $25-3$ shows some example static waveforms.

Figure 25-3. Example Static Waveforms


Figure 25-4 shows an example static LCD, pinout, LCD-to-MSP430 connections, and the resulting segment mapping. This is only an example. Segment mapping in a user's application depends on the LCD pinout and on the MSP 430-to-LCD connections.

Figure 25-4. Static LCD Example


Pinout and Connections
Display Memory

| Connections |  |  |
| :---: | :---: | :---: |
| '430 Pins | 1 LCD | Pinout |
|  | PIN | сомо |
| S0 | $\leftrightarrow 1$ | 1 a |
| S1 | $\leftrightarrow 2$ | 1 b |
| S2 | $\leftrightarrow 3$ | 1 c |
| S3 | $\leftrightarrow 4$ | 1 d |
| S4 | $\leftrightarrow 5$ | 1 e |
| S5 | $\leftrightarrow 6$ | 1 f |
| S6 | $\leftrightarrow 7$ | 1 g |
| S7 | $\leftrightarrow 8$ | 1 h |
| S8 | $\leftrightarrow 9$ | 2a |
| S9 | $\longleftrightarrow 10$ | 2 b |
| S10 | $\leftrightarrow 11$ | 2 c |
| S11 | $\leftrightarrow 12$ | 2d |
| S12 | $\leftrightarrow 13$ | 2 e |
| S13 | $\leftrightarrow 14$ | $2 f$ |
| S14 | $\leftrightarrow 15$ | 2 g |
| S15 | $\leftrightarrow 16$ | 2 h |
| S16 | $\leftrightarrow 17$ | 3 a |
| S17 | $\leftrightarrow 18$ | 3 b |
| S18 | $\leftrightarrow 19$ | 3 c |
| S19 | $\leftrightarrow 20$ | 3d |
| S20 | $\leftrightarrow 21$ | 3 e |
| S21 | $\leftrightarrow 22$ | 3 f |
| S22 | $\leftrightarrow 23$ | 3 g |
| S23 | $\leftrightarrow 24$ | 3h |
| S24 | $\leftrightarrow 25$ | 4 a |
| S25 | $\leftrightarrow 26$ | 4b |
| S26 | $\leftrightarrow 27$ | 4 c |
| S27 | $\leftrightarrow 28$ | 4d |
| S28 | $\leftrightarrow 29$ | 4 e |
| S29 | $\leftrightarrow 30$ | 4 f |
| S30 | $\leftrightarrow 31$ | 4 g |
| S31 | $\leftrightarrow 32$ | 4h |
| COMO | $\leftrightarrow 33$ | сомо |
| COM1 | NC |  |
| COM2 | NC |  |
| COM3 | NC |  |



## Static Mode Software Example



### 25.2.7 2-Mux Mode

In 2-mux mode, each MSP 430 segment pin drives two LCD segments, and two common lines, COMO and COM1, are used. Figure 25-5 shows some example 2-mux waveforms.

Figure 25-5. Example 2-Mux Waveforms


Figure 25-6 shows an example 2-mux LCD, pinout, LCD-to-MSP430 connections, and the resulting segment mapping. This is only an example. Segment mapping in a user's application completely depends on the LCD pinout and on the MSP 430-to-LCD connections.

Figure 25-6. 2-Mux LCD Example


Pinout and Connections

| Connections |  |  |  |
| :---: | :---: | :---: | :---: |
| \|'430 Pins |  | LCD Pinout |  |
|  | PIN | COM0 | COM1 |
| S0 | $\leftrightarrow 1$ | $1 f$ | 1 a |
| S1 | $\leftrightarrow 2$ | 1 h | 1 b |
| S2 | $\leftrightarrow 3$ | 1d | 1 c |
| S3 | $\leftrightarrow 4$ | 1 e | 1 g |
| S4 | $\leftrightarrow 5$ | 2 f | 2 a |
| S5 | $\leftrightarrow 6$ | 2 h | 2 b |
| S6 | $\leftrightarrow 7$ | 2 d | 2 c |
| S7 | $\leftrightarrow 8$ | 2 e | 2 g |
| S8 | $\leftrightarrow 9$ | 3 f | 3 a |
| S9 | $\leftrightarrow 10$ | 3 h | 3 b |
| S10 | $\leftrightarrow 11$ | 3d | 3 c |
| S11 | $\leftrightarrow 12$ | 3 e | 3 g |
| S12 | $\leftrightarrow 13$ | 4f | 4 a |
| S13 | $\leftrightarrow 14$ | 4 h | 4 b |
| S14 | $\leftrightarrow 15$ | 4d | 4 c |
| S15 | $\leftrightarrow 16$ | 4 e | 4 g |
| S16 | $\leftrightarrow 17$ | $5 f$ | 5a |
| S17 | $\leftrightarrow 18$ | 5h | 5b |
| S18 | $\leftrightarrow 19$ | 5d | 5 c |
| S19 | $\leftrightarrow 20$ | 5 e | 5 g |
| S20 | $\leftrightarrow 21$ | $6 f$ | 6 a |
| S21 | $\leftrightarrow 22$ | 6 h | 6 b |
| S22 | $\leftrightarrow 23$ | 6d | 6 c |
| S23 | $\leftrightarrow 24$ | 6 e | 6 g |
| S24 | $\leftrightarrow 25$ | 7f | 7 a |
| S25 | $\leftrightarrow 26$ | 7h | 7 b |
| S26 | $\leftrightarrow 27$ | 7d | 7 c |
| S27 | $\leftrightarrow 28$ | 7 e | 7 g |
| S28 | $\leftrightarrow 29$ | 8 f | 8 a |
| S29 | $\leftrightarrow 30$ | 8 h | 8 b |
| S30 | $\leftrightarrow 31$ | 8d | 8 c |
| S31 | $\leftrightarrow 32$ | 8 e | 8 g |
| COMO | $\leftrightarrow 33$ | COMO |  |
| COM1 | $\leftrightarrow 34$ |  | COM1 |
| COM2 | NC |  |  |
| COM3 | NC |  |  |

Display Memory


## 2-Mux Mode Software Example



### 25.2.8 3-Mux Mode

In 3-mux mode, each MSP430 segment pin drives three LCD segments, and three common lines, COM0, COM1 and COM2 are used. Figure 25-7 shows some example 3-mux waveforms.

Figure 25-7. Example 3-Mux Waveforms


Figure 25-8 shows an example 3-mux LCD, pinout, LCD-to-MSP 430 connections, and the resulting segment mapping. This is only an example. Segment mapping in a user's application depends on the LCD pinout and on the MSP 430-to-LCD connections.

Figure 25-8. 3-Mux LCD Example


Pinout and Connections

| Connections |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| \|'430 Pins |  | LCD Pinout |  |  |
|  | PIN | COMO | COM | COM2 |
| S0 | $\leftrightarrow 1$ | 1e | 1 f | 1 y |
| S1 | $\leftrightarrow 2$ | 1d | 1 g | 1 a |
| S2 | $\leftrightarrow 3$ | 1 h | 1 c | 1 b |
| S3 | $\leftrightarrow 4$ | 2 e | $2 f$ | 2 y |
| S4 | $\leftrightarrow 5$ | 2d | 2 g | 2 a |
| S5 | $\leftrightarrow 6$ | 2 h | 2 c | 2 b |
| S6 | $\leftrightarrow 7$ | 3 e | 3 f | $3 y$ |
| S7 | $\longleftrightarrow 8$ | 3d | 3 g | 3 a |
| S8 | $\leftrightarrow 9$ | 3 h | 3 c | 3 b |
| S9 | $\leftrightarrow 10$ | 4 e | 4 f | 4 y |
| S10 | $\leftrightarrow 11$ | 4d | 4 g | 4 a |
| S11 | $\leftrightarrow 12$ | 4h | 4 c | 4b |
| S12 | $\leftrightarrow 13$ | 5 e | $5 f$ | 5 y |
| S13 | $\leftrightarrow 14$ | 5d | 5 g | 5 a |
| S14 | $\leftrightarrow 15$ | 5 h | 5 c | 5b |
| S15 | $\leftrightarrow 16$ | 6 e | 6 f | 6 y |
| S16 | $\leftrightarrow 17$ | 6d | 6 g | 6 a |
| S17 | $\leftrightarrow 18$ | 6 h | 6 c | 6b |
| S18 | $\leftrightarrow 19$ | 7 e | 7 f | 7 y |
| S19 | $\leftrightarrow 20$ | 7d | 7 g | 7 a |
| S20 | $\leftrightarrow 21$ | 7h | 7 c | 7 b |
| S21 | $\leftrightarrow 22$ | 8 e | 8 f | 8 y |
| S22 | $\leftrightarrow 23$ | 8d | 8 g | 8 a |
| S23 | $\leftrightarrow 24$ | 8h | 8 c | 8 b |
| S24 | $\leftrightarrow 25$ | 9 e | 9 f | 9 y |
| S25 | $\leftrightarrow 26$ | 9d | 9 g | 9 a |
| S26 | $\leftrightarrow 27$ | 9 h | 9 c | 9 b |
| S27 | $\leftrightarrow 28$ | 10e | 10 f | 10y |
| S28 | $\leftrightarrow 29$ | 10d | 10 g | 10a |
| S29 | $\leftrightarrow 30$ | 10h | 10c | 10b |
| como | $\leftrightarrow 31$ | como |  |  |
| COM1 | $\leftrightarrow 32$ |  | COM 1 |  |
| COM2 | $\leftrightarrow 33$ |  |  | COM2 |
| COM3 | NC |  |  |  |

Display Memory


## 3-Mux Mode Software Example

```
    The 3mux rate can support nine segments for each
    digit. The nine segments of a digit are located in
    1 1/2 display memory bytes.
        EQU 0040h
        EQU 0400h
        EQU 0200h
        EQU 0010h
        EQU 0001h
        EQU 0002h
        EQU 0020h
        EQU 0100h
        EQU 0004h
        The LSDigit of register Rx should be displayed.
        The Table represents the 'on'-segments according to the
        LSDigit of register of Rx.
        The register Ry is used for temporary memory
ODDDIGRLA Rx ; LCD in 3mux has g segments per
    digit; word table required for
    ; displayed characters.
        MOV Table(Rx),Ry; Load segment information to
        t emporary mem.
        MOV,B Ry, &LCDn (
        ; Digit n (LowByte)
        SWPB Ry ; (Ry) = 0agd Oyfe 0000 0bch
        BIC.B #07h, &LCDn+1; write 'b, c, h' of Digit n
        (HighByte)
    BIS.B Ry, &LCD n+1
EVNDIGRLA Rx ; LCD in 3mux has 9 segments per
        digit; word table required for
        displayed characters.
    MOV Table(Rx),Ry; Load segment information to
    temporary mem.
    lllllll
    BIC.B #070h,&LCDn+1
    B|S.B Ry,&LCDN+1 ; write'y, f, e' of Digit n+1
    (LowByte)
    SWPB Ry ; (Ry) = Oyfe 0000 Obch Oagd
    MOV.B Ry,&LCDn+2 ; write 'b, c, h, a, g, d' of
    Digit n+1 (HighByte)
Table DW a+b+c+d+e+f ; displays "0"
    DW b+c ; displays "1"
    DW a+e+f+g ; displays "F"
```


### 25.2.9 4-Mux Mode

In 4-mux mode, each MSP430 segment pin drives four LCD segments, and all four common lines, COM0, COM1, COM2, and COM3 are used. Figure 25-9 shows some example 4-mux waveforms.

Figure 25-9. Example 4-Mux Waveforms


Figure 25-10 shows an example 4-mux LCD, pinout, LCD-to-MSP430 connections, and the resulting segment mapping. This is only an example. Segment mapping in a user's application depends on the LCD pinout and on the MSP430-to-LCD connections.

Figure 25-10. 4-Mux LCD Example


DIGIT15 ---------------- DIGIT1

## Pinout and Connections

Connections
|'430 Pins|


Display Memory
COM | 3 | 2 | 1 | $0|3| 2|1| 0 \mid$
MAB 09Fh

| a | b | c | h | $f$ | g | e | d |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| a | b | c | h | f | g | e | d |
| a | b | c | h | f | g | e | d |
| a | b | c | h | f | g | e | d |
| a | b | c | h | f | g | e | d |
| a | b | c | h | f | g | e | d |
| a | b | c | h | f | g | e | d |
| a | b | c | h | f | g | e | d |
| a | b | c | h | f | g | e | d |
| a | b | c | h | f | g | e | d |
| a | b | c | h | f | g | e | d |
| a | b | c | h | f | g | e | d |
| a | b | c | h | f | g | e | d |
| a | b | c | h | f | g | e | d |
| a | b | c | h | f | g | e | d |
| a | b | c | h | f | g | e | d |

$\mathrm{n}=30$ Digit 16
28 Digit 15
26 Digit 14
24 Digit 13
22 Digit 12
20 Digit 11
18 Digit 10
16 Digit 9
14 Digit 8
12 Digit 7
10 Digit 6
8 Digit 5
6 Digit 4
4 Digit 3
2 Digit 2
0 Digit 1


## 4-Mux Mode Software Example



### 25.3 LCD Controller Registers

The LCD controller registers are listed in Table 25-2.
Table 25-2.LCD Controller Registers

| Register | Short Form | Register Type | Address | Initial State |
| :---: | :---: | :---: | :---: | :---: |
| LCD control register | LCDCTL | Read/write | 090h | Reset with PUC |
| LCD memory 1 | LCDM1 | Read/write | 091h | Unchanged |
| LCD memory 2 | LCDM2 | Read/write | 092h | Unchanged |
| LCD memory 3 | LCDM3 | Read/write | 093h | Unchanged |
| LCD memory 4 | LCDM4 | Read/write | 094h | Unchanged |
| LCD memory 5 | LCDM5 | Read/write | 095h | Unchanged |
| LCD memory 6 | LCDM6 | Read/write | 096h | Unchanged |
| LCD memory 7 | LCDM 7 | Read/write | 097h | Unchanged |
| LCD memory 8 | LCDM8 | Read/write | 098h | Unchanged |
| LCD memory 9 | LCDM9 | Read/write | 099h | Unchanged |
| LCD memory 10 | LCDM10 | Read/write | 09Ah | Unchanged |
| LCD memory 11 | LCDM11 | Read/write | 09Bh | Unchanged |
| LCD memory 12 | LCDM 12 | Read/write | 09Ch | Unchanged |
| LCD memory 13 | LCDM13 | Read/write | 09Dh | Unchanged |
| LCD memory 14 | LCDM14 | Read/write | 09Eh | Unchanged |
| LCD memory 15 | LCDM 15 | Read/write | 09Fh | Unchanged |
| LCD memory 16 | LCDM 16 | Read/write | OAOh | Unchanged |
| LCD memory 17 | LCDM17 | Read/write | OA1h | Unchanged |
| LCD memory 18 | LCDM18 | Read/write | OA2h | Unchanged |
| LCD memory 19 | LCDM19 | Read/write | OA3h | Unchanged |
| LCD memory 20 | LCDM20 | Read/write | OA4h | Unchanged |

## LCDCTL, LCD Control Register



## Chapter 26

## LCD A Controller

The LCD_A controller drives static, 2-mux, 3-mux, or 4-mux LCDs. This chapter describes the LCD_A controller. LCD_A controller is implemented on MSP430F41x2, MSP430x42x0, MSP430FG461x, MSP430F47x, MSP430FG47x, MSP430F47x3/4, and MSP430F471xx devices.

## Topic <br> Page

26.1 LCD_A Controller Introduction ..... 26-2
26.2 LCD_A Controller Operation ..... 26-4
26.3 LCD_A C ontroller Registers ..... 26-21

### 26.1 LCD_A Controller Introduction

The LCD_A controller directly drives LCD displays by creating the ac segment and common voltage signals automatically. The MSP 430 LCD controller can support static, 2-mux, 3-mux, and 4-mux LCDs.

The LCD controller features are:

- Display memory
- Automatic signal generation
- Configurable frame frequency
- Blinking capability
- Regulated charge pump
- Contrast control by software
- Support for 4 types of LCDs:

■ Static

- 2-mux, $1 / 2$ bias or $1 / 3$ bias

■ 3 -mux, $1 / 2$ bias or $1 / 3$ bias
■ 4 -mux, $1 / 2$ bias or $1 / 3$ bias
The LCD controller block diagram is shown in Figure 26-1.

## Note: Maximum LCD Segment Control

The maximum number of segment lines available differs with device. See the device-specific data sheet for available segment pins.

Figure 26-1. LCD_A Controller Block Diagram


### 26.2 LCD_A Controller Operation

The LCD_A controller is configured with user software. The setup and operation of the LCD_A controller is discussed in the following sections.

### 26.2.1 LCD Memory

The LCD memory map is shown in Figure 26-2. Each memory bit corresponds to one LCD segment, or is not used, depending on the mode. To turn on an LCD segment, its corresponding memory bit is set.

Figure 26-2. LCD memory

| Associated Common Pins | 3 | 2 |  | 0 | 3 | 2 | $1$ |  |  | sociated |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address | 7 |  |  |  |  |  |  | 0 |  | ment Pins |
| OA4h | -- | -- | -- | -- | -- | -- | -- | -- | 38 | 39,38 |
| OA3h | -- | -- | -- | -- | -- | -- | -- | -- | 36 | 37, 36 |
| OA2h | -- | -- | -- | -- | -- | -- | -- | -- | 34 | 35,34 |
| OA1h | -- | -- | -- | -- | -- | -- | -- | -- | 32 | 33, 32 |
| OAOh | -- | -- | -- | -- | -- | -- | -- | -- | 30 | 31, 30 |
| 09Fh | -- | -- | -- | -- | -- | -- | -- | -- | 28 | 29, 28 |
| 09Eh | -- | -- | -- | -- | -- | -- | -- | -- | 26 | 27, 26 |
| 09Dh | -- | -- | -- | -- | -- | -- | -- | -- | 24 | 25, 24 |
| 09Ch | -- | -- | -- | -- | -- | -- | -- | -- | 22 | 23, 22 |
| 09Bh | -- | -- | -- | -- | -- | -- | -- | -- | 20 | 21, 20 |
| 09Ah | -- | -- | -- | -- | -- | -- | -- | -- | 18 | 19, 18 |
| 099h | -- | -- | -- | -- | -- | -- | -- | -- | 16 | 17, 16 |
| 098h | -- | -- | -- | -- | -- | -- | -- | -- | 14 | 15, 14 |
| 097h | -- | -- | -- | -- | -- | -- | -- | -- | 12 | 13, 12 |
| 096h | -- | -- | -- | -- | -- | -- | -- | -- | 10 | 11, 10 |
| 095h | -- | -- | -- | -- | -- | -- | -- | -- | 8 | 9, 8 |
| 094h | -- | -- | -- | -- | -- | -- | -- | -- | 6 | 7, 6 |
| 093h | -- | -- | -- | -- | -- | -- | -- | -- | 4 | 5, 4 |
| 092h | -- | -- | -- | -- | -- | -- | -- | -- | 2 | 3, 2 |
| 091h | -- | -- | -- | -- | -- | -- | -- | -- | 0 | 1, 0 |

### 26.2.2 Blinking the LCD

The LCD controller supports blinking. The LCDSON bit is ANDed with each segment's memory bit. When LCDSON $=1$, each segment is on or off according to its bit value. When LCDSON $=0$, each LCD segment is off.

### 26.2.3 LCD_A Voltage And Bias Generation

The LCD_A module allows selectable sources for the peak output waveform voltage, V1, as well as the fractional LCD biasing voltages V2 - V5. V LCD may be sourced from $\mathrm{AV}_{\mathrm{Cc}}$, an internal charge pump, or externally.

All internal voltage generation is disabled if the oscillator sourcing ACLK is turned off ( $O S C O F F=1$ ) or the LCD_A module is disabled (LCDON $=0$ ).

## LCD Voltage Selection

$\mathrm{V}_{\mathrm{LCD}}$ is sourced from $\mathrm{AV}_{\mathrm{CC}}$ when VLCDEXT $=0, \mathrm{VLCDx}=0$, and $\mathrm{VREFx}=0$. $V_{\text {LCD }}$ is sourced from the internal charge pump when VLCDEXT $=0$, VLCDPEN $=1$, and VLCDx $>0$. The charge pump is always sourced from DV Cc . The VLCDx bits provide a software selectable LCD voltage from 2.6 V to 3.44 V (typical) independent of $D V_{C C}$. See the device-specific data sheet for specifications.

When the internal charge pump is used, a $4.7 \mu \mathrm{~F}$ or larger capacitor must be connected between pin LCDCAP and ground. Otherwise, irreversible damage can occur. When the charge pump is enabled, peak currents of 2 mA typical occur on $\mathrm{DV}_{\mathrm{CC}}$. However, the charge pump duty cycle is approximately $1 / 1000$, resulting in a $2 \mu \mathrm{~A}$ average current. The charge pump may be temporarily disabled by setting LCDCPEN $=0$ with VLCDx $>0$ to reduce system noise. In this case, the voltage present at the external capacitor is used for the LCD voltages until the charge pump is re-enabled.

## Note: Capacitor Required For Internal Charge Pump

A $4.7 \mu \mathrm{~F}$ or larger capacitor must be connected from pin LCDCAP to ground when the internal charge pump is enabled. Otherwise, damage can occur.

The internal charge pump may use an external reference voltage when VLCDREFx $=01$. In this case, the charge pump voltage will be $3 x$ the voltage applied externally to the LCDREF pin and the VLCDx bits are ignored.

When VLCDEXT $=1, \mathrm{~V}_{\text {LCD }}$ is sourced externally from the LCDCAP pin and the internal charge pump is disabled. The charge pump and internal bias generation require an input clock source of $32768 \mathrm{~Hz}+/-10 \%$. If neither is used, the input clock frequency may be different per the application needs.

## LCD Bias Generation

The fractional LCD biasing voltages, V2 - V5 can be generated internally or externally, independent of the source for $\mathrm{V}_{\text {LCD }}$. The LCD bias generation block diagram is shown in Figure 26-3.

To source the bias voltages V2 - V4 externally, REXT is set. This also disables the internal bias generation. Typically an equally weighted resistor divider is used with resistors ranging from $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$. When using an external resistor divider, the $\mathrm{V}_{\mathrm{LCD}}$ voltage may be sourced from the internal charge pump when VLCDEXT $=0$. V 5 can also be sourced externally when R03EXT is set.

When using an external resistor divider R 33 may serve as a switched- $\mathrm{V}_{\text {LCD }}$ output when VLCDEXT $=0$. This allows the power to the resistor ladder to be turned off eliminating current consumption when the LCD is not used. When VLCDEXT $=1$, 333 serves as a $V_{\text {LCD }}$ input.

Figure 26-3. Bias Generation


The internal bias generator supports $1 / 2$ bias LCDs when LCD2B $=1$, and $1 / 3$ bias LCDs when LCD2B $=0$ in 2-mux, 3 -mux, and 4 -mux modes. In static mode, the internal divider is disabled.

Some devices share the LCDCAP, R33, and R23 functions. In this case, the charge pump cannot be used together with an external resistor divider with $1 / 3$ biasing. When R 03 is not available externally, V 5 is always $\mathrm{AV}_{\mathrm{SS}}$.

## LCD Contrast Control

The peak voltage of the output waveforms together with the selected mode and biasing determine the contrast and the contrast ratio of the LCD. The LCD contrast can be controlled in software by adjusting the LCD voltage generated by the integrated charge pump using the VLCDx settings.

The contrast ratio depends on the used LCD display and the selected biasing scheme. Table 26-1 shows the biasing configurations that apply to the different modes together with the RMS voltages for the segments turned on $\left(\mathrm{V}_{\mathrm{RMS}, \mathrm{ON}}\right)$ and turned off ( $\mathrm{V}_{\mathrm{RMS}, \mathrm{OFF}}$ ) as functions of $\mathrm{V}_{\mathrm{LCD}}$. It also shows the resulting contrast ratios between the on and off states.

Table 26-1.LCD Voltage and Biasing Characteristics

| Mode | Bias Config | LCDMx | LCD2B | COM <br> Lines | Voltage Levels | $\begin{gathered} \mathbf{V}_{\text {RMS,OFF }} / \\ \mathbf{V}_{\text {LCD }} \end{gathered}$ | $\begin{gathered} \mathbf{V}_{\text {RMS,ON }} / \\ \mathbf{V}_{\mathrm{LCD}} \end{gathered}$ | Contrast Ratio <br> VRMS,ON/ <br> $V_{\text {RMS,OFF }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Static | Static | 00 | X | 1 | V1, V5 | 0 | 1 | 1/0 |
| 2-mux | 1/2 | 01 | 1 | 2 | V1, V3, V5 | 0.354 | 0.791 | 2.236 |
| 2-mux | 1/3 | 01 | 0 | 2 | V1, V2, V4, V5 | 0.333 | 0.745 | 2.236 |
| 3-mux | 1/2 | 10 | 1 | 3 | V1, V3, V5 | 0.408 | 0.707 | 1.732 |
| 3-mux | 1/3 | 10 | 0 | 3 | V1, V2, V4, V5 | 0.333 | 0.638 | 1.915 |
| 4-mux | 1/2 | 11 | 1 | 4 | V1, V3, V5 | 0.433 | 0.661 | 1.528 |
| 4-mux | 1/3 | 11 | 0 | 4 | V1, V2, V4, V5 | 0.333 | 0.577 | 1.732 |

A typical approach to determine the required $\mathrm{V}_{\mathrm{LCD}}$ is by equating $\mathrm{V}_{\mathrm{RMS}, \mathrm{OFF}}$ with a defined LCD threshold voltage, typically when the LCD exhibits approximately $10 \%$ contrast $\left(\mathrm{V}_{\text {th }, 10 \%}\right): \mathrm{V}_{\text {RMS }, 0 F F}=\mathrm{V}_{\text {th }, 10 \%}$. Using the values for $V_{\text {RMS,OFF }} / V_{\text {LCD }}$ provided in the table results in $\mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{th}, 10 \%} /\left(\mathrm{V}_{\mathrm{RMS}, \mathrm{OFF}} / \mathrm{V}_{\mathrm{LCD}}\right)$. In the static mode, a suitable choice is $\mathrm{V}_{\mathrm{LCD}}$ greater or equal than 3 times $\mathrm{V}_{\mathrm{th}, 10 \%}$.

In 3 -mux and 4 -mux mode typically a $1 / 3$ biasing is used but a $1 / 2$ biasing scheme is also possible. The $1 / 2$ bias reduces the contrast ratio but the advantage is a reduction of the required full-scale LCD voltage $\mathrm{V}_{\text {LCD }}$.

### 26.2.4 LCD Timing Generation

The LCD_A controller uses the $\mathrm{f}_{\text {LCD }}$ signal from the integrated ACLK prescaler to generate the timing for common and segment lines. ACLK is assumed to be 32768 Hz for generating fLCD. The fLCD frequency is selected with the LCDFREQx bits. The proper flCD frequency depends on the LCD's requirement for framing frequency and the LCD multiplex rate and is calculated by:

$$
f_{L C D}=2 \times m u x \times f_{\text {Frame }}
$$

For example, to calculate $f_{\text {LCD }}$ for a 3-mux LCD, with a frame frequency of 30 Hz to 100 Hz :
$\mathrm{f}_{\text {Frame }}$ (from LCD data sheet) $=30 \mathrm{~Hz}$ to 100 Hz
$\mathrm{f}_{\mathrm{LCD}}=2 \times 3 \times \mathrm{f}_{\text {Frame }}$
$\mathrm{f}_{\mathrm{LCD}(\text { min })}=180 \mathrm{~Hz}$
$\mathrm{f}_{\mathrm{LCD}(\max )}=600 \mathrm{~Hz}$
select f $_{\text {LCD }}=32768 / 128=256 \mathrm{~Hz}$ or $2768 / 96=341 \mathrm{~Hz}$ or $32768 / 64=512 \mathrm{~Hz}$.
The lowest frequency has the lowest current consumption. The highest frequency has the least flicker.

### 26.2.5 LCD Outputs

Some LCD segment, common, and Rxx functions are multiplexed with digital I/O functions. These pins can function either as digital I/O or as LCD functions. The pin functions for COMx and Rxx, when multiplexed with digital I/O, are selected using the applicable PxSELx bits as described in the Digital I/O chapter. The LCD segment functions, when multiplexed with digital I/O, are selected using the LCDSx bits in the LCDAPCTLx registers.

## Note: Using shared pins as digital I/Os

If pins that share digital I/O and LCD functions are used as digital I/Os they should not be toggled at frequencies $>10 \mathrm{kHz}$ while the LCD is enabled (LCDON=1); otherwise, increased current consumption could be observed.

The LCDSx bits selects the LCD function in groups of four pins. When LCDS $x=0$, no multiplexed pin is set to LCD function. When LCDS $x=1$, the complete group of four is selected as LCD function.

## Note: LCDSx Bits Do Not Affect Dedicated LCD Segment Pins

The LCDS $x$ bits only affect pins with multiplexed LCD segment functions and digital $\mathrm{I} / \mathrm{O}$ functions. Dedicated LCD segment pins are not affected by the LCDS $x$ bits.

### 26.2.6 Static Mode

In static mode, each MSP430 segment pin drives one LCD segment and one common line, COMO, is used. Figure 26-4 shows some example static waveforms.

Figure 26-4. Example Static Waveforms


Figure 26-5 shows an example static LCD, pinout, LCD-to-MSP430 connections, and the resulting segment mapping. This is only an example. Segment mapping in a user's application depends on the LCD pinout and on the MSP430-to-LCD connections.

Figure 26-5. Static LCD Example


DIGIT4


Pinout and Connections

| Connections |  |  |
| :---: | :---: | :---: |
| \|'430 Pins | LCD Pinout |  |
|  | PIN | COMO |
| S0 | $\leftrightarrow 1$ | 1 a |
| S1 | $\leftrightarrow 2$ | 1 b |
| S2 | $\leftrightarrow 3$ | 1 c |
| S3 | $\longleftrightarrow 4$ | 1d |
| S4 | $\leftrightarrow 5$ | 1 e |
| S5 | $\leftrightarrow 6$ | $1 f$ |
| S6 | $\leftrightarrow 7$ | 1 g |
| S7 | $\longleftrightarrow 8$ | 1 h |
| S8 | $\leftrightarrow 9$ | 2 a |
| S9 | $\leftrightarrow 10$ | 2 b |
| S10 | $\leftrightarrow 11$ | 2 c |
| S11 | $\leftrightarrow 12$ | 2 d |
| S12 | $\leftrightarrow 13$ | 2 e |
| S13 | $\leftrightarrow 14$ | 2 f |
| S14 | $\leftrightarrow 15$ | 2 g |
| S15 | $\leftrightarrow 16$ | 2 h |
| S16 | $\leftrightarrow 17$ | 3 a |
| S17 | $\leftrightarrow 18$ | 3 b |
| S18 | $\leftrightarrow 19$ | 3 c |
| S19 | $\leftrightarrow 20$ | 3d |
| S20 | $\leftrightarrow 21$ | 3 e |
| S21 | $\leftrightarrow 22$ | 3 f |
| S22 | $\leftrightarrow 23$ | 3 g |
| S23 | $\longleftrightarrow 24$ | 3h |
| S24 | $\leftrightarrow 25$ | 4a |
| S25 | $\leftrightarrow 26$ | 4b |
| S26 | $\leftrightarrow 27$ | 4 c |
| S27 | $\leftrightarrow 28$ | 4d |
| S28 | $\leftrightarrow 29$ | 4 e |
| S29 | $\leftrightarrow 30$ | 4f |
| S30 | $\leftrightarrow 31$ | 4 g |
| S31 | $\leftrightarrow 32$ | 4h |
| COMO | $\leftrightarrow 33$ | como |
| COM1 | NC |  |
| COM2 | NC |  |
| COM3 | NC |  |

Display Memory


## Static Mode Software Example



### 26.2.7 2-Mux Mode

In 2-mux mode, each MSP 430 segment pin drives two LCD segments and two common lines, COMO and COM1, are used. Figure 26-6 shows some example 2-mux, $1 / 2$ bias waveforms.

Figure 26-6. Example 2-Mux Waveforms


Figure 26-7 shows an example 2-mux LCD, pinout, LCD-to-MSP430 connections, and the resulting segment mapping. This is only an example. Segment mapping in a user's application completely depends on the LCD pinout and on the MSP 430-to-LCD connections.

Figure 26-7. 2-Mux LCD Example


DIGIT8 - - - - - - - - - - - - - - - - DIGIT1

Pinout and Connections
Connections

| \|'430 Pins | LCD Pinout |  |  |
| :---: | :---: | :---: | :---: |
|  | PIN | COMO | COM1 |
| So | $\leftrightarrow 1$ | 1 f | 1 a |
| S1 | $\leftrightarrow 2$ | 1 h | 1 b |
| S2 | $\leftrightarrow 3$ | 1 d | 1 c |
| S3 | $\leftrightarrow 4$ | 1 e | 1 g |
| S4 | $\leftrightarrow 5$ | $2 f$ | 2 a |
| S5 | $\leftrightarrow 6$ | 2 h | 2 b |
| S6 | $\leftrightarrow 7$ | 2 d | 2 c |
| S7 | $\longleftrightarrow 8$ | 2 e | 2 g |
| S8 | $\leftrightarrow 9$ | $3 f$ | 3 a |
| S9 | $\leftrightarrow 10$ | 3 h | 3 b |
| S10 | $\leftrightarrow 11$ | 3d | 3 c |
| S11 | $\leftrightarrow 12$ | 3 e | 3 g |
| S12 | $\leftrightarrow 13$ | 4 f | 4 a |
| S13 | $\leftrightarrow 14$ | 4 h | 4 b |
| S14 | $\leftrightarrow 15$ | 4d | 4 c |
| S15 | $\leftrightarrow 16$ | 4 e | 4 g |
| S16 | $\leftrightarrow 17$ | $5 f$ | 5a |
| S17 | $\leftrightarrow 18$ | 5 h | 5b |
| S18 | $\leftrightarrow 19$ | 5d | 5 c |
| S19 | $\leftrightarrow 20$ | 5 e | 5 g |
| S20 | $\leftrightarrow 21$ | 6 f | 6 a |
| S21 | $\leftrightarrow 22$ | 6 h | 6b |
| S22 | $\leftrightarrow 23$ | 6d | 6 c |
| S23 | $\leftrightarrow 24$ | 6 e | 6 g |
| S24 | $\leftrightarrow 25$ | 7 f | 7 a |
| S25 | $\leftrightarrow 26$ | 7 h | 7 b |
| S26 | $\leftrightarrow 27$ | 7d | 7 c |
| S27 | $\leftrightarrow 28$ | 7 e | 7 g |
| S28 | $\leftrightarrow 29$ | 8 f | 8 a |
| S29 | $\leftrightarrow 30$ | 8 h | 8 b |
| S30 | $\leftrightarrow 31$ | 8d | 8 c |
| S31 | $\leftrightarrow 32$ | 8 e | 8 g |
| сомо | $\leftrightarrow 33$ | сомо |  |
| COM1 | $\leftrightarrow 34$ |  | COM1 |
| COM2 | NC |  |  |
| COM3 | NC |  |  |

Display Memory


## 2-Mux Mode Software Example



### 26.2.8 3-Mux Mode

In 3-mux mode, each MSP430 segment pin drives three LCD segments and three common lines (COM0, COM1, and COM2) are used. Figure 26-8 shows some example 3 -mux, $1 / 3$ bias waveforms.

Figure 26-8. Example 3-Mux Waveforms





Resulting Voltage for Segmente (COMO-SP1) Segment Is Off.

Resulting Voltage for Segment d (COMO-SP2) Segment Is On.


Figure 26-9 shows an example 3 -mux LCD, pinout, LCD-to-MSP430 connections, and the resulting segment mapping. This is only an example. Segment mapping in a user's application depends on the LCD pinout and on the MSP430-to-LCD connections.

Figure 26-9. 3-Mux LCD Example


Pinout and Connections

| Connections |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| \|'430 Pins |  | LCD Pinout |  |  |
|  | PIN | COM0 | COM | COM2 |
| S0 | $\leftrightarrow 1$ | 1 e | 1 f | 1 y |
| S1 | $\leftrightarrow 2$ | 1 d | 1 g | 1 a |
| S2 | $\leftrightarrow 3$ | 1 h | 1 c | 1 b |
| S3 | $\leftrightarrow 4$ | 2 e | $2 f$ | 2 y |
| S4 | $\leftrightarrow 5$ | 2d | 2 g | 2 a |
| S5 | $\leftrightarrow 6$ | 2 h | 2 c | 2 b |
| S6 | $\leftrightarrow 7$ | 3 e | 3 f | $3 y$ |
| S7 | $\leftrightarrow 8$ | 3d | 3 g | 3 a |
| S8 | $\longleftrightarrow 9$ | 3 h | 3 c | 3 b |
| S9 | $\leftrightarrow 10$ | 4 e | 4 f | $4 y$ |
| S10 | $\leftrightarrow 11$ | 4d | 4 g | 4 a |
| S11 | $\leftrightarrow 12$ | 4h | 4 c | 4 b |
| S12 | $\leftrightarrow 13$ | 5 e | $5 f$ | $5 y$ |
| S13 | $\leftrightarrow 14$ | 5d | 5 g | 5 a |
| S14 | $\leftrightarrow 15$ | 5 h | 5 c | 5 b |
| S15 | $\leftrightarrow 16$ | 6 e | 6 f | 6 y |
| S16 | $\leftrightarrow 17$ | 6d | 6 g | 6 a |
| S17 | $\leftrightarrow 18$ | 6 h | 6 c | 6b |
| S18 | $\leftrightarrow 19$ | 7 e | 7 f | 7 y |
| S19 | $\leftrightarrow 20$ | 7d | 7 g | 7 a |
| S20 | $\leftrightarrow 21$ | 7h | 7 c | 7 b |
| S21 | $\leftrightarrow 22$ | 8 e | 8 f | 8 y |
| S22 | $\leftrightarrow 23$ | 8d | 8 g | 8 a |
| S23 | $\leftrightarrow 24$ | 8 h | 8 c | 8 b |
| S24 | $\leftrightarrow 25$ | 9 e | 9 f | 9 y |
| S25 | $\leftrightarrow 26$ | 9d | 9 g | 9 a |
| S26 | $\leftrightarrow 27$ | 9 h | 9 c | 9 b |
| S27 | $\leftrightarrow 28$ | 10e | 10 f | 10 y |
| S28 | $\leftrightarrow 29$ | 10d | 10 g | 10a |
| S29 | $\leftrightarrow 30$ | 10h | 10c | 10b |
| como | $\leftrightarrow 31$ | сомо |  |  |
| COM1 | $\leftrightarrow 32$ |  | COM1 |  |
| COM2 | $\leftrightarrow 33$ |  |  | COM2 |
| COM3 | NC |  |  |  |

Display Memory
COM | $3|2| 1|0| 3|2| 1|0|$ MAB 09Fh

| -- | a | g | d | -- | y | f | e |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -- | b | c | h | -- | a | g | d |
| -- | y | f | e | -- | b | c | h |
| -- | a | g | d | -- | y | f | e |
| -- | b | c | h | -- | a | g | d |
| -- | y | f | e | -- | b | c | h |
| -- | a | 9 | d | -- | y | f | e |
| -- | b | c | h | -- | a | g | d |
| -- | y | f | e | -- | b | c | h |
| -- | a | 9 | d | -- | y | f | e |
| -- | b | c | h | -- | a | g | d |
| -- | y | f | e | -- | b | c | h |
| -- | a | g | d | -- | y | f | e |
| -- | b | c | h | -- | a | g | d |
| -- | y | f | e | -- | b | c | h |
| -- | a | g | d | -- | y | f | e |

$$
\begin{aligned}
n=30 & \text { - } \\
28 & \text { Digit } 10
\end{aligned}
$$

$$
\text { Digit } 9
$$

$$
\overline{\text { Digit } 8}
$$

$$
\text { Digit } 7
$$

$$
\text { Digit } 6
$$

$$
\text { Digit } 5
$$

$$
\text { Digit } 4
$$

$$
\text { Digit } 3
$$

$$
\text { Digit } 2
$$

$$
\text { Digit } 1
$$



## 3-Mux Mode Software Example



### 26.2.9 4-Mux Mode

In 4-mux mode, each MSP430 segment pin drives four LCD segments and all four common lines (COM0, COM1, COM2, and COM3) are used. Figure 26-10 shows some example 4-mux, $1 / 3$ bias waveforms.

Figure 26-10. Example 4-Mux Waveforms


Figure 26-11 shows an example 4-mux LCD, pinout, LCD-to-MSP430 connections, and the resulting segment mapping. This is only an example. Segment mapping in a user's application depends on the LCD pinout and on the MSP 430-to-LCD connections.

Figure 26-11.4-Mux LCD Example

## LCD



DIGIT15 - - - - - - - - - - - - - - DIGIT1

## Pinout and Connections



## 4-Mux Mode Software Example



### 26.3 LCD Controller Registers

The LCD Controller registers are listed in Table 26-2.
Table 26-2.LCD Controller Registers

| Register | Short Form | Register Type | Address | Initial State |
| :---: | :---: | :---: | :---: | :---: |
| LCD_A control register | LCDACTL | Read/write | 090h | Reset with PUC |
| LCD memory 1 | LCDM1 | Read/write | 091h | Unchanged |
| LCD memory 2 | LCDM2 | Read/write | 092h | Unchanged |
| LCD memory 3 | LCDM3 | Read/write | 093h | Unchanged |
| LCD memory 4 | LCDM4 | Read/write | 094h | Unchanged |
| LCD memory 5 | LCDM5 | Read/write | 095h | Unchanged |
| LCD memory 6 | LCDM6 | Read/write | 096h | Unchanged |
| LCD memory 7 | LCDM 7 | Read/write | 097h | Unchanged |
| LCD memory 8 | LCDM8 | Read/write | 098h | Unchanged |
| LCD memory 9 | LCDM9 | Read/write | 099h | Unchanged |
| LCD memory 10 | LCDM10 | Read/write | 09Ah | Unchanged |
| LCD memory 11 | LCDM11 | Read/write | 09Bh | Unchanged |
| LCD memory 12 | LCDM12 | Read/write | 09Ch | Unchanged |
| LCD memory 13 | LCDM13 | Read/write | 09Dh | Unchanged |
| LCD memory 14 | LCDM14 | Read/write | 09Eh | Unchanged |
| LCD memory 15 | LCDM15 | Read/write | 09Fh | Unchanged |
| LCD memory 16 | LCDM16 | Read/write | OAOh | Unchanged |
| LCD memory 17 | LCDM17 | Read/write | 0A1h | Unchanged |
| LCD memory 18 | LCDM18 | Read/write | 0A2h | Unchanged |
| LCD memory 19 | LCDM19 | Read/write | 0A3h | Unchanged |
| LCD memory 20 | LCDM20 | Read/write | 0A4h | Unchanged |
| LCD_A port control 0 | LCDAPCTLO | Read/write | OACh | Reset with PUC |
| LCD_A port control 1 | LCDAPCTL1 | Read/write | OADh | Reset with PUC |
| LCD_A voltage control 0 | LCDAVCTLO | Read/write | OAEh | Reset with PUC |
| LCD_A voltage control 1 | LCDAVCTL1 | Read/write | OAFh | Reset with PUC |

## LCDACTL, LCD_A Control Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LCDFREQx |  | LCDMXX |  | LCDSon | Unused | LCDON |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |
| LCDFREQx | $\begin{aligned} & \text { Bits } \\ & 7-5 \end{aligned}$ | LCD freque frequency. 000 Divide 001 Divide 010 Divide 011 Divide 100 Divide 101 Divide 110 Divide 111 Divide | lect. <br> 8 <br> 2 <br> 6 <br> 4 <br> 2 | bits | the ACL | vider for | CD |
| LCDMXx | $\begin{aligned} & \text { Bits } \\ & 4-3 \end{aligned}$ | LCD mux rate. These bits select the LCD mode. <br> 00 Static <br> 01 2-mux <br> 10 3-mux <br> 11 4-mux |  |  |  |  |  |
| LCDSON | Bit 2 | LCD segments on. This bit supports flashing LCD applications by turning off all segment lines, while leaving the LCD timing generator and R33 enabled. <br> 0 All LCD segments are off <br> 1 All LCD segments are enabled and on or off according to their corresponding memory location. |  |  |  |  |  |
| Unused | Bit 1 | Unused |  |  |  |  |  |
| LCDON | Bit 0 | LCD On. This bit turns on the LCD_A module. 0 LCD_A module off. 1 LCD_A module on. |  |  |  |  |  |

## LCDAPCTLO, LCD_A Port Control Register 0



## LCDAPCTL1, LCD_A Port C ontrol Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  |  |  |  |  | LCDS36 | LCDS 32 |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |


| Unused | Bits |
| :---: | :---: |
| $7-2$ |  | Unused

LCDS36 Bit 1 LCD segment 36 to 39 enable
This bit only affects pins with multiplexed functions. Dedicated LCD pins are always LCD function.
0 Multiplexed pins are port functions.
1 Pins are LCD functions
LCDS32 Bit $0 \quad$ LCD segment 32 to 35 enable
This bit only affects pins with multiplexed functions. Dedicated LCD pins are always LCD function.
0 Multiplexed pins are port functions.
1 Pins are LCD functions

## LCDAVCTLO, LCD_A Voltage Control Register 0

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused | R03EXt | Rext | VLCDext | LCDCPEN |  |  | LCD2B |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw- | rw-0 |
| Unused | Bit 7 | Unused |  |  |  |  |  |
| R03EXt | Bit 6 | V5 voltage select. This bit selects the external connection for the lowest LCD voltage. R03EXT is ignored if there is no R03 pin available. <br> $0 \quad \mathrm{~V} 5$ is $\mathrm{AV}_{\mathrm{SS}}$ <br> $1 \quad \mathrm{~V} 5$ is sourced from the R03 pin |  |  |  |  |  |
| REXT | Bit 5 | $\mathrm{V} 2-\mathrm{V} 4$ voltage select. This bit selects the external connections for voltages V2-V4. <br> $0 \quad$ V2 - V4 are generated internally <br> $1 \quad$ V2 - V4 are sourced externally and the internal bias generator is switched off |  |  |  |  |  |
| VLCDEXT | Bit 4 | $V_{\text {LCD }}$ source select <br> $0 \quad V_{\text {LCD }}$ is generated internally <br> $1 \quad \mathrm{~V}_{\text {LCD }}$ is sourced externally |  |  |  |  |  |
| LCDCPEN | Bit 3 | Charge pump enable. <br> 0 Charge pump disabled. <br> 1 Charge pump enabled when $\mathrm{V}_{\mathrm{LCD}}$ is generated internally (VLCDEXT $=0$ ) and VLCDx $>0$ or VLCDREFx $>0$. |  |  |  |  |  |
| VLCDREFX | $\begin{aligned} & \text { Bits } \\ & 2-1 \end{aligned}$ | Charge pump reference select  <br> 00 Internal <br> 01 External <br> 10 Reserved <br> 11 Reserved |  |  |  |  |  |
| LCD2B | Bit 0 | Bias select. LCD2B is ignored when LCDMx $=00$. $0 \quad 1 / 3$ bias <br> $1 \quad 1 / 2$ bias |  |  |  |  |  |

## LCDAVCTL1, LCD_A Voltage Control Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unused |  |  |  | VLCDx |  |  |
|  |  |  |  |  |  |  |  |


| Unused | $\begin{aligned} & \text { Bits } \\ & 7-5 \end{aligned}$ | Unused |
| :---: | :---: | :---: |
| vLCDx | $\begin{aligned} & \text { Bits } \\ & 4-1 \end{aligned}$ | Charge pump voltage select. LCDCPEN must be 1 for the charge pump to be enabled. $\mathrm{AV}_{\mathrm{CC}}$ is used for $\mathrm{V}_{\text {LCD }}$ when VLCDx $=0000$ and VREFX $=00$ and VLCDEXT $=0$. <br> 0000 C harge pump disabled <br> $0001 \mathrm{~V}_{\text {LCD }}=2.60 \mathrm{~V}$ <br> $0010 \mathrm{~V}_{\text {LCD }}=2.66 \mathrm{~V}$ <br> $0011 \mathrm{~V}_{\text {LCD }}=2.72 \mathrm{~V}$ <br> $0100 \mathrm{~V}_{\text {LCD }}=2.78 \mathrm{~V}$ <br> $0101 \mathrm{~V}_{\mathrm{LCD}}=2.84 \mathrm{~V}$ <br> $0110 \mathrm{~V}_{\mathrm{LCD}}=2.90 \mathrm{~V}$ <br> $0111 \mathrm{~V}_{\text {LCD }}=2.96 \mathrm{~V}$ <br> $1000 \mathrm{~V}_{\text {LCD }}=3.02 \mathrm{~V}$ <br> 1001 VLCD $=3.08 \mathrm{~V}$ <br> $1010 \mathrm{~V}_{\mathrm{LCD}}=3.14 \mathrm{~V}$ <br> $1011 \mathrm{~V}_{\text {LCD }}=3.20 \mathrm{~V}$ <br> $1100 \mathrm{~V}_{\mathrm{LCD}}=3.26 \mathrm{~V}$ <br> $1101 \mathrm{~V}_{\mathrm{LCD}}=3.32 \mathrm{~V}$ <br> $1110 \mathrm{~V}_{\text {LCD }}=3.38 \mathrm{~V}$ <br> $1111 \mathrm{~V}_{\mathrm{LCD}}=3.44 \mathrm{~V}$ |
| Unused | Bit 0 | Unused |

## Chapter 27

## ADC10

The ADC10 module is a high-performance 10 -bit analog-to-digital converter. This chapter describes the operation of the ADC10 module of the $4 x x$ family. The ADC10 is implemented on the MSP 4340F41x2 devices.

## Topic <br> Page

16.1 ADC 10 Introduction ..... 16-2
16.2 ADC 10 Operation ..... 16-4
16.3 ADC 10 Registers ..... 16-24

### 27.1 ADC 10 Introduction

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator, and data transfer controller (DTC).

The DTC allows ADC10 samples to be converted and stored anywhere in memory without CPU intervention. The module can be configured with user software to support a variety of applications.

ADC10 features include:

- Greater than 200 ksps maximum conversion rate
- Monotonic 10-bit converter with no missing codes
$\square$ Sample-and-hold with programmable sample periods
- Conversion initiation by software or Timer_A
$\square$ Software selectable on-chip reference voltage generation (1.5 V or 2.5 V )
$\square$ Software selectable internal or external reference
- Up to twelve external input channels
- Conversion channels for internal temperature sensor, $\mathrm{V}_{\mathrm{CC}}$, and external references
- Selectable conversion clock source
$\square$ Single-channel, repeated single-channel, sequence, and repeated sequence conversion modes
$\square$ ADC core and reference voltage can be powered down separately
$\square$ Data transfer controller for automatic storage of conversion results
The block diagram of ADC10 is shown in Figure 27-1.

Figure 27-1. ADC10 Block Diagram

$\dagger$ Not all devices support all channels. See the devices specific datasheet for details.

### 27.2 ADC 10 Operation

The ADC10 module is configured with user software. The setup and operation of the ADC10 is discussed in the following sections.

### 27.2.1 10-B it ADC Core

The ADC core converts an analog input to its 10 -bit digital representation and stores the result in the ADC10MEM register. The core uses two programmable/selectable voltage levels ( $\mathrm{V}_{\mathrm{R}+}$ and $\mathrm{V}_{\mathrm{R}_{-}}$) to define the upper and lower limits of the conversion. The digital output ( $\mathrm{N}_{\mathrm{ADC}}$ ) is full scale (03FFh) when the input signal is equal to or higher than $V_{R+}$, and zero when the input signal is equal to or lower than $V_{R_{-}}$. The input channel and the reference voltage levels ( $\mathrm{V}_{\mathrm{R}+}$ and $\mathrm{V}_{\mathrm{R}_{-}}$) are defined in the conversion-control memory. Conversion results may be in straight binary format or $2 s$-complement format. The conversion formula for the ADC result when using straight binary format is:

$$
N_{A D C}=1023 \times \frac{V i n-V_{R-}}{V_{R+}-V_{R-}}
$$

The ADC10 core is configured by two control registers, ADC10CTLO and ADC10CTL1. The core is enabled with the ADC100N bit. With few exceptions the ADC 10 control bits can only be modified when ENC $=0$. ENC must be set to 1 before any conversion can take place.

## Conversion Clock Selection

The ADC10CLK is used both as the conversion clock and to generate the sampling period. The ADC10 source clock is selected using the ADC10SSELx bits and can be divided from 1-8 using the ADC10DIVx bits. Possible ADC10CLK sources are SMCLK, MCLK, ACLK and an internal oscillator ADC100SC.

The ADC100SC, generated internally, is in the $5-\mathrm{MHz}$ range, but varies with individual devices, supply voltage, and temperature. See the device-specific datasheet for the ADC100SC specification.

The user must ensure that the clock chosen for ADC 10CLK remains active until the end of a conversion. If the clock is removed during a conversion, the operation will not complete, and any result will be invalid.

### 27.2.2 ADC 10 Inputs and Multiplexer

The eight external and four internal analog signals are selected as the channel for conversion by the analog input multiplexer. The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching as shown in Figure 27-2. The input multiplexer is also a T-switch to minimize the coupling between channels. Channels that are not selected are isolated from the $A / D$ and the intermediate node is connected to analog ground ( $\mathrm{V}_{\mathrm{SS}}$ ) so that the stray capacitance is grounded to help eliminate crosstalk.

The ADC10 uses the charge redistribution method. When the inputs are internally switched, the switching action may cause transients on the input signal. These transients decay and settle before causing errant conversion.

Figure 27-2. Analog Multiplexer


## Analog Port Selection

The ADC10 external inputs $A x, V_{\text {REF }+ \text {, }}$ and $V_{\text {REF- }}$ share terminals with general purpose I/O ports, which are digital CMOS gates (see device-specific datasheet). When analog signals are applied to digital CMOS gates, parasitic current can flow from $V_{C C}$ to GND. This parasitic current occurs if the input voltage is near the transition level of the gate. Disabling the port pin buffer eliminates the parasitic current flow and therefore reduces overall current consumption. The ADC 10AEx bits provide the ability to disable the port pin input and output buffers.

```
; P7.5 on MSP430x41x2 device configured for analog input
    BIS.B #O1h, &ADC1OAEO ; P7.5 ADC1O function and enable
```


### 27.2.3 Voltage Reference Generator

The ADC10 module contains a built-in voltage reference with two selectable voltage levels. Setting REFON = 1 enables the internal reference. When REF2_5V $=1$, the internal reference is 2.5 V . When REF2_5V $=0$, the reference is 1.5 V . The internal reference voltage may be used internally and, when REFOUT $=0$, externally on pin $\mathrm{V}_{\text {REF }+}$.

External references may be supplied for $\mathrm{V}_{\mathrm{R}}+$ and $\mathrm{V}_{\mathrm{R}-}$ through pins A 4 and A 3 respectively. When external references are used, or when $\mathrm{V}_{\mathrm{CC}}$ is used as the reference, the internal reference may be turned off to save power.

An external positive reference $\mathrm{Ve}_{\text {REF }}+$ can be buffered by setting SREFO $=1$ and SREF1 $=1$. This allows using an external reference with a large internal resistance at the cost of the buffer current. When REFBURST $=1$ the increased current consumption is limited to the sample and conversion period.

External storage capacitance is not required for the ADC10 reference source as on the ADC12.

## Internal Reference Low-Power Features

The ADC10 internal reference generator is designed for low power applications. The reference generator includes a band-gap voltage source and a separate buffer. The current consumption of each is specified separately in the device-specific datasheet. When REFON =1, both are enabled and when REFON $=0$ both are disabled. The total settling time when REFON becomes set is $\leq 30 \mu \mathrm{~s}$.

When $\operatorname{REFON}=1$, but no conversion is active, the buffer is automatically disabled and automatically re-enabled when needed. When the buffer is disabled, it consumes no current. In this case, the band-gap voltage source remains enabled.

When REFOUT $=1$, the REFBURST bit controls the operation of the internal reference buffer. When REFBURST $=0$, the buffer will be on continuously, allowing the reference voltage to be present outside the device continuously. When REFBURST $=1$, the buffer is automatically disabled when the ADC10 is not actively converting, and automatically re-enabled when needed.

The internal reference buffer also has selectable speed vs. power settings. When the maximum conversion rate is below 50 ksps , setting ADC10SR =1 reduces the current consumption of the buffer approximately $50 \%$.

### 27.2.4 Auto Power-Down

The ADC10 is designed for low power applications. When the ADC10 is not actively converting, the core is automatically disabled and automatically re-enabled when needed. The ADC100SC is also automatically enabled when needed and disabled when not needed. When the core or oscillator is disabled, it consumes no current.

### 27.2.5 Sample and Conversion Timing

An analog-to-digital conversion is initiated with a rising edge of sample input signal SHI. The source for SHI is selected with the SHSx bits and includes the following for MSP 430F 41x2:

- The ADC 10SC bit
- The Timer_A0 Output Unit 1
- The Timer_A1 Output Unit 0
- The Timer_A1 Output Unit 1

The polarity of the SHI signal source can be inverted with the ISSH bit. The SHTx bits select the sample period $\mathrm{t}_{\text {sample }}$ to be $4,8,16$, or 64 ADC10CLK cycles. The sampling timer sets SAMPCON high for the selected sample period after synchronization with ADC10CLK. Total sampling time is $\mathrm{t}_{\text {sample }}$ plus $\mathrm{t}_{\text {sync }}$. The high-to-low SAMPCON transition starts the analog-to-digital conversion, which requires 11 ADC10CLK cycles as shown in Figure 27-3.

Figure 27-3. Sample Timing


## Sample Timing Considerations

When SAMPCON $=0$ all Ax inputs are high impedance. When SAMPCON $=$ 1 , the selected Ax input can be modeled as an RC low-pass filter during the sampling time $\mathrm{t}_{\text {sample }}$, as shown below in Figure 27-4. An internal MUX-on input resistance $R_{1}(\max .2 \mathrm{k} \Omega)$ in series with capacitor $\mathrm{C}_{1}(\max .27 \mathrm{pF})$ is seen by the source. The capacitor $C_{\text {, voltage }} \mathrm{V}_{\mathrm{C}}$ must be charged to within $1 / 2$ LSB of the source voltage $\mathrm{V}_{\mathrm{S}}$ for an accurate 10 -bit conversion.

Figure 27-4. Analog Input Equivalent Circuit

$\mathrm{V}_{\mathrm{I}}=$ Input voltage at pin Ax
$\mathrm{V}_{\mathrm{S}}=$ External source voltage
$\mathrm{R}_{\mathrm{S}}=$ External source resistance
$\mathrm{R}_{I}=$ Internal MUX-on input resistance
$\mathrm{C}_{1}=$ Input capacitance
$\mathrm{V}_{\mathrm{C}}=$ C apacitance-charging voltage

The resistance of the source $R_{S}$ and $R_{I}$ affect $t_{\text {sample. }}$. The following equations can be used to calculate the minimum sampling time for a 10 -bit conversion.

$$
t_{\text {sample }}>\left(R_{S}+R_{l}\right) \times \ln \left(2^{11}\right) \times C_{l}
$$

Substituting the values for $R_{1}$ and $C_{1}$ given above, the equation becomes:

$$
\mathrm{t}_{\text {sample }}>\left(\mathrm{R}_{\mathrm{S}}+2 \mathrm{k}\right) \times 7.625 \times 27 \mathrm{pF}
$$

For example, if $R_{S}$ is $10 \mathrm{k} \Omega$, $\mathrm{t}_{\text {sample }}$ must be greater than $2.47 \mu \mathrm{~s}$.
When the reference buffer is used in burst mode, the sampling time must be greater than the sampling time calculated and the settling time of the buffer, trefburst:

$$
t_{\text {sample }}>\left\{\begin{array}{l}
\left(R_{S}+R_{1}\right) \times \ln \left(2^{11}\right) \times C_{l} \\
t_{\text {REFBURST }}
\end{array}\right.
$$

For example, if $\mathrm{V}_{\text {Ref }}$ is 1.5 V and $\mathrm{R}_{\mathrm{S}}$ is $10 \mathrm{k} \Omega$, $\mathrm{t}_{\text {sample }}$ must be greater than 2.47 $\mu s$ when $\operatorname{ADC10SR}=0$, or $2.5 \mu \mathrm{~S}$ when $\operatorname{ADC} 10 S \mathrm{R}=1$. See the device-specific datasheet for parameters.

To calculate the buffer settling time when using an external reference, the formula is:

$$
t_{\text {REFBURST }}=S R \times V_{\text {Ref }}-0.5 \mu \mathrm{~S}
$$

Where:
SR: Buffer slew rate
( $\sim 1 \mu s / V$ when ADC 10SR $=0$ and $\sim 2 \mu s / V$ when ADC10SR $=1$ )
Vref: External reference voltage

### 27.2.6 Conversion Modes

The ADC10 has four operating modes selected by the CONSEQx bits as discussed in Table 27-1.

Table 27-1.Conversion Mode Summary

| CONSEQx | Mode | Operation |
| :---: | :--- | :--- |
| 00 | Single channel <br> single-conversion | A single channel is converted once. |
| 01 | Sequence-of- <br> channels | A sequence of channels is converted once. |
| 10 | Repeat single <br> channel | A single channel is converted repeatedly. |
| Repeat sequence- <br> of-channels | A sequence of channels is converted <br> repeatedly. |  |

## Single-Channel Single-Conversion Mode

A single channel selected by INCHx is sampled and converted once. The ADC result is written to ADC10MEM. Figure 27-5 shows the flow of the single-channel, single-conversion mode. When ADC10SC triggers a conversion, successive conversions can be triggered by the ADC10SC bit. When any other trigger source is used, ENC must be toggled between each conversion.

Figure 27-5. Single-C hannel Single-Conversion Mode


## Sequence-of-Channels Mode

A sequence of channels is sampled and converted once. The sequence begins with the channel selected by INCHx and decrements to channel A0. Each ADC result is written to ADC10MEM. The sequence stops after conversion of channel A0. Figure 27-6 shows the sequence-of-channels mode. When ADC10SC triggers a sequence, successive sequences can be triggered by the ADC10SC bit. When any other trigger source is used, ENC must be toggled between each sequence.

Figure 27-6. Sequence-of-Channels Mode


## Repeat-Single-Channel Mode

A single channel selected by INCHx is sampled and converted continuously. Each ADC result is written to ADC10MEM. Figure 27-7 shows the repeat-single-channel mode.

Figure 27-7. Repeat-S ingle-C hannel Mode


## Repeat-Sequence-of-Channels Mode

A sequence of channels is sampled and converted repeatedly. The sequence begins with the channel selected by INCHx and decrements to channel A0. Each ADC result is written to ADC10MEM. The sequence ends after conversion of channel A0, and the next trigger signal re-starts the sequence. Figure 27-8 shows the repeat-sequence-of-channels mode.

Figure 27-8. Repeat-Sequence-of-Channels Mode


## Using the MSC Bit

To configure the converter to perform successive conversions automatically and as quickly as possible, a multiple sample and convert function is available. When MSC $=1$ and CONSEQx $>0$ the first rising edge of the SHI signal triggers the first conversion. Successive conversions are triggered automatically as soon as the prior conversion is completed. Additional rising edges on SHI are ignored until the sequence is completed in the single-sequence mode or until the ENC bit is toggled in repeat-single-channel, or repeated-sequence modes. The function of the ENC bit is unchanged when using the MSC bit.

## Stopping Conversions

Stopping ADC10 activity depends on the mode of operation. The recommended ways to stop an active conversion or conversion sequence are:

- Resetting ENC in single-channel single-conversion mode stops a conversion immediately and the results are unpredictable. For correct results, poll the ADC10BUSY bit until reset before clearing ENC.
$\square$ Resetting ENC during repeat-single-channel operation stops the converter at the end of the current conversion.
$\square$ Resetting ENC during a sequence or repeat sequence mode stops the converter at the end of the sequence.
$\square$ Any conversion mode may be stopped immediately by setting the CONSEQx=0 and resetting the ENC bit. Conversion data is unreliable.


### 27.2.7 ADC10 Data Transfer Controller

The ADC10 includes a data transfer controller (DTC) to automatically transfer conversion results from ADC10MEM to other on-chip memory locations. The DTC is enabled by setting the ADC10DTC 1 register to a nonzero value.

When the DTC is enabled, each time the ADC10 completes a conversion and loads the result to ADC10MEM, a data transfer is triggered. No software intervention is required to manage the ADC10 until the predefined amount of conversion data has been transferred. Each DTC transfer requires one CPU MCLK. To avoid any bus contention during the DTC transfer, the CPU is halted, if active, for the one MCLK required for the transfer.

A DTC transfer must not be initiated while the ADC10 is busy. Software must ensure that no active conversion or sequence is in progress when the DTC is configured:

```
; ADC10 activity test
    BIC.W #ENC,&ADC1OCTLO;
busy_test BIT.W #BUSY, &ADC1OCTL1;
    JNZ busy_test
    MOV.W #xxx,&ADC1OSA ; Safe
    MOV.B #xx,&ADC1ODTC1 ;
; continue setup
```


## One-Block Transfer Mode

The one-block mode is selected if the ADC10TB is reset. The value n in ADC 10DTC1 defines the total number of transfers for a block. The block start address is defined anywhere in the MSP430 address range using the 16-bit register ADC10SA. The block ends at ADC10SA+2n-2. The one-block transfer mode is shown in Figure 27-9.

Figure 27-9. One-Block Transfer


The internal address pointer is initially equal to ADC10SA and the internal transfer counter is initially equal to ' $n$ '. The internal pointer and counter are not visible to software. The DTC transfers the word-value of ADC10MEM to the address pointer ADC10SA. After each DTC transfer, the internal address pointer is incremented by two and the internal transfer counter is decremented by one.

The DTC transfers continue with each loading of ADC10MEM, until the internal transfer counter becomes equal to zero. No additional DTC transfers will occur until a write to ADC10SA. When using the DTC in the one-block mode, the ADC10IFG flag is set only after a complete block has been transferred. Figure 27-10 shows a state diagram of the one-block mode.

Figure 27-10. State Diagram for Data Transfer Control in One-Block Transfer Mode


## Two-Block Transfer Mode

The two-block mode is selected if the ADC10TB bit is set. The value n in ADC10DTC1 defines the number of transfers for one block. The address range of the first block is defined anywhere in the MSP 430 address range with the 16 -bit register ADC10SA. The first block ends at ADC10SA $+2 n-2$. The address range for the second block is defined as $S A+2 n$ to $S A+4 n-2$. The two-block transfer mode is shown in Figure 27-11.

Figure 27-11.Two-Block Transfer


The internal address pointer is initially equal to ADC10SA and the internal transfer counter is initially equal to ' $n$ '. The internal pointer and counter are not visible to software. The DTC transfers the word-value of ADC10MEM to the address pointer ADC10SA. After each DTC transfer the internal address pointer is incremented by two and the internal transfer counter is decremented by one.

The DTC transfers continue, with each loading of ADC10MEM, until the internal transfer counter becomes equal to zero. At this point, block one is full and both the ADC10IF G flag the ADC10B1 bit are set. The user can test the ADC10B1 bit to determine that block one is full.

The DTC continues with block two. The internal transfer counter is automatically reloaded with ' $n$ '. At the next load of the ADC 10MEM, the DTC begins transferring conversion results to block two. After $n$ transfers have completed, block two is full. The ADC10IFG flag is set and the ADC10B1 bit is cleared. User software can test the cleared ADC10B1 bit to determine that block two is full. Figure 27-12 shows a state diagram of the two-block mode.

Figure 27-12. State Diagram for Data Transfer Control in Two-Block Transfer Mode


## Continuous Transfer

A continuous transfer is selected if ADC 10CT bit is set. The DTC will not stop after block one in (one-block mode) or block two (two-block mode) has been transferred. The internal address pointer and transfer counter are set equal to ADC10SA and n respectively. Transfers continue starting in block one. If the ADC10CT bit is reset, DTC transfers cease after the current completion of transfers into block one (in the one-block mode) or block two (in the two-block mode) have been transfer.

## DTC Transfer Cycle Time

For each ADC10MEM transfer, the DTC requires one or two MCLK clock cycles to synchronize, one for the actual transfer (while the CPU is halted), and one cycle of wait time. Because the DTC uses MCLK, the DTC cycle time is dependent on the MSP430 operating mode and clock system setup.

If the MCLK source is active, but the CPU is off, the DTC uses the MCLK source for each transfer, without re-enabling the CPU. If the MCLK source is off, the DTC temporarily restarts MCLK, sourced with DCOCLK, only during a transfer. The CPU remains off and after the DTC transfer, MCLK is again turned off. The maximum DTC cycle time for all operating modes is show in Table 27-2.

Table 27-2. Maximum DTC Cycle Time

| CPU Operating Mode | Clock Source | Maximum DTC Cycle Time |
| :--- | :--- | :--- |
| Active mode | MCLK=DCOCLK | 3 MCLK cycles |
| Active mode | MCLK=LFXT1CLK | 3 MCLK cycles |
| Low-power mode LPM0/1 | MCLK=DCOCLK | 4 MCLK cycles |
| Low-power mode LPM3/4 | MCLK=DCOCLK | 4 MCLK cycles $+2 \mu \mathrm{~s}^{\dagger}$ |
| Low-power mode LPM0/1 | MCLK=LFXT1CLK | 4 MCLK cycles |
| Low-power mode LPM3 | MCLK=LFXT1CLK | 4 MCLK cycles |
| Low-power mode LPM4 | MCLK=LFXT1CLK | 4 MCLK cycles $+2 \mu$ s $^{\dagger}$ |

$\dagger$ The additional $2 \mu$ s are needed to start the DCOCLK. See device-datasheet for parameters.

### 27.2.8 Using the Integrated Temperature Sensor

To use the on-chip temperature sensor, the user selects the analog input channel INCHx = 1010. Any other configuration is done as if an external channel was selected, including reference selection, conversion-memory selection, etc.

The typical temperature sensor transfer function is shown in Figure 27-13. When using the temperature sensor, the sample period must be greater than $30 \mu \mathrm{~s}$. The temperature sensor offset error is large. Deriving absolute temperature values in the application requires calibration. See the device-specific datasheet for the parameters.

Selecting the temperature sensor automatically turns on the on-chip reference generator as a voltage source for the temperature sensor. However, it does not enable the $\mathrm{V}_{\text {REF }}$ o output or affect the reference selections for the conversion. The reference choices for converting the temperature sensor are the same as with any other channel.

Figure 27-13. Typical Temperature Sensor Transfer Function


### 27.2.9 ADC10 Grounding and Noise Considerations

As with any high-resolution ADC, appropriate printed-circuit-board layout and grounding techniques should be followed to eliminate ground loops, unwanted parasitic effects, and noise.

Ground loops are formed when return current from the A/D flows through paths that are common with other analog or digital circuitry. If care is not taken, this current can generate small, unwanted offset voltages that can add to or subtract from the reference or input voltages of the A/D converter. The connections shown in Figure 27-14 help avoid this.

In addition to grounding, ripple and noise spikes on the power supply lines due to digital switching or switching power supplies can corrupt the conversion result. A noise-free design is important to achieve high accuracy.

Figure 27-14. ADC10 Grounding and Noise Considerations (internal Vref).


Figure 27-15. ADC10 Grounding and Noise Considerations (external Vref).


### 27.2.10 ADC 10 Interrupts

One interrupt and one interrupt vector are associated with the ADC10 as shown in Figure 27-16. When the DTC is not used (ADC10DTC1 = 0) ADC10IF G is set when conversion results are loaded into ADC10MEM. When DTC is used (ADC10DTC1 >0) ADC10IFG is set when a block transfer completes and the internal transfer counter ' $n$ ' $=0$. If both the ADC10IE and the GIE bits are set, then the ADC10IFG flag generates an interrupt request. The ADC10IFG flag is automatically reset when the interrupt request is serviced or may be reset by software.

Figure 27-16. ADC10 Interrupt System


### 27.3 ADC 10 Registers

The ADC10 registers are listed in Table 27-3.
Table 27-3.ADC10 Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| ADC10 Input enable register 0 | ADC10AE0 | Read/write | 04 Ah | Reset with POR |
| ADC10 Input enable register 1 | ADC10AE1 | Read/write | 04 Bh | Reset with POR |
| ADC10 control register 0 | ADC10CTL0 | Read/write | $01 \mathrm{B0h}$ | Reset with POR |
| ADC10 control register 1 | ADC10CTL1 | Read/write | 01 B 2 h | Reset with POR |
| ADC10 memory | ADC10MEM | Read | 01 B 4 h | Unchanged |
| ADC10 data transfer control register 0 | ADC10DTC0 | Read/write | 048 h | Reset with POR |
| ADC10 data transfer control register 1 | ADC10DTC1 | Read/write | 049 h | Reset with POR |
| ADC10 data transfer start address | ADC10SA | Read/write | 01 BCh | 0200 h with POR |

## ADC 10CTLO, ADC 10 Control Register 0



| MSC | Bit 7 | Multiple sample and conversion. Valid only for sequence or repeated modes. <br> 0 The sampling requires a rising edge of the SHI signal to trigger each sample-and-conversion. <br> 1 The first rising edge of the SHI signal triggers the sampling timer, but further sample-and-conversions are performed automatically as soon as the prior conversion is completed |
| :---: | :---: | :---: |
| REF2_5V | Bit 6 | Reference-generator voltage. REFON must also be set. $\begin{array}{ll} 0 & 1.5 \mathrm{~V} \\ 1 & 2.5 \mathrm{~V} \end{array}$ |
| REFON | Bit 5 | Reference generator on <br> 0 Reference off <br> 1 Reference on |
| ADC 100 N | Bit 4 | $\begin{aligned} & \text { ADC10 on } \\ & 0 \quad \text { ADC10 off } \\ & 1 \quad \text { ADC10 on } \end{aligned}$ |
| ADC 10IE | Bit 3 | ADC10 interrupt enable 0 Interrupt disabled <br> 1 interrupt enabled |
| ADC 101FG | Bit 2 | ADC10 interrupt flag. This bit is set if ADC1OMEM is loaded with a conversion result. It is automatically reset when the interrupt request is accepted, or it may be reset by software. When using the DTC this flag is set when a block of transfers is completed. <br> 0 No interrupt pending <br> 1 Interrupt pending |
| ENC | Bit 1 | Enable conversion 0 ADC10 disabled 1 ADC10 enabled |
| ADC 10 SC | Bit 0 | Start conversion. Software-controlled sample-and-conversion start. ADC10SC and ENC may be set together with one instruction. ADC10SC is reset automatically. <br> 0 No sample-and-conversion start <br> 1 Start sample-and-conversion |

## ADC 10CTL1, ADC 10 Control Register 1



| INCHx | $\begin{aligned} & \text { Bits } \\ & 15-12 \end{aligned}$ | Input channel select. These bits select the channel for a single-conversion or the highest channel for a sequence of conversions. |
| :---: | :---: | :---: |
| SHSx | $\begin{aligned} & \text { Bits } \\ & 11-10 \end{aligned}$ | Sample-and-hold source select. <br> For The MSP 430F41x2 devices: <br> 00 ADC10SC bit <br> 01 Timer_A0.OUT1 <br> 10 Timer_A1.0UT0 <br> 11 Timer_A1.0UT1 |
| ADC 10DF | Bit 9 | ADC10 data format 0 Straight binary <br> 1 2's complement |
| ISSH | Bit 8 | Invert signal sample-and-hold <br> 0 The sample-input signal is not inverted. <br> 1 The sample-input signal is inverted. |


| ADC 10DIVx | $\begin{aligned} & \text { Bits } \\ & 7-5 \end{aligned}$ | ADC 10 clock divider <br> $000 / 1$ <br> 001 /2 <br> 010 /3 <br> 011 /4 <br> $100 / 5$ <br> $101 / 6$ <br> $110 / 7$ <br> $111 / 8$ |
| :---: | :---: | :---: |
| ADC 10 | Bits | ADC10 clock source select |
| SSELx | 4-3 | 00 ADC100SC <br> 01 ACLK <br> 10 MCLK <br> 11 SMCLK |
| CONSEQx | $\begin{aligned} & \text { Bits } \\ & 2-1 \end{aligned}$ | Conversion sequence mode select <br> 00 Single-channel-single-conversion <br> 01 Sequence-of-channels <br> 10 Repeat-single-channel <br> 11 Repeat-sequence-of-channels |
| $\begin{aligned} & \text { ADC10 } \\ & \text { BUSY } \end{aligned}$ | Bit 0 | ADC10 busy. This bit indicates an active sample or conversion operation <br> $0 \quad$ No operation is active. <br> 1 A sequence, sample, or conversion is active. |

## ADC 10AE0, Analog (Input) Enable Control Register 0

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC 10AE0x |  |  |  |  |  |  |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| ADC 10AE 0x | $\begin{aligned} & \text { Bits } \\ & 7-0 \end{aligned}$ | ADC10 analog enable. These bits enable the corresponding pin for analog input. BIT0 corresponds to A0, BIT1 corresponds to A1, etc. <br> 0 Analog input disabled <br> 1 Analog input enabled |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

## ADC 10AE1, Analog (Input) Enable Control Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ADC10AE1x |  | Reserved | Reserved | Reserved | Reserved |  |
| $r w-(0)$ | $r w-(0) \quad r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ |  |

ADC 10AE1x Bits ADC10 analog enable. These bits enable the corresponding pin for analog 7-4 input. BIT4 corresponds to A12, BIT5 corresponds to A13, BIT6 corresponds to A14, and BIT7 corresponds to A15.
0 Analog input disabled
1 Analog input enabled

## ADC10MEM, Conversion-Memory Register, Binary Format

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | Conversion Results |  |
| r0 | r0 | r0 | r0 | r0 | r0 | r | $r$ |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Conversion Results |  |  |  |  |  |  |  |
| $r$ | $r$ | $r$ | $r$ | $r$ | $r$ | $r$ | $r$ |


| Conversion | Bits | The 10 -bit conversion results are right justified, straight-binary format. Bit 9 |
| :--- | :--- | :--- |
| Results | $15-0$ | is the MSB. Bits $15-10$ are always 0. |

ADC10MEM, Conversion-Memory Register, 2's Complement Format

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Conversion Results |  |  |  |  |


| 7 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion Results | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $r$ | r | rO | rO | rO | rO | rO |

[^10]
## ADC 10DTC 0, Data Transfer C ontrol Register 0



## ADC10DTC1, Data Transfer Control Register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DTC Transfers |  |  |  |  |  |  |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| DTC | Bits | DTC transfers. These bits define the number of transfers in each block. 0 DTC is disabled 01h-OFFh Number of transfers per block |  |  |  |  |  |
| Transfers | 7-0 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

## ADC10SA, Start Address Register for Data Transfer

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | ADC 10SAX |  |  |  |  |
| $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(1)$ | $r w-(0)$ |
|  |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r 0$ |


| ADC 10SAX | Bits | ADC10 start address. These bits are the start address for the DTC. A write |
| :--- | :--- | :--- |
|  | $15-1$ | to register ADC 10SA is required to initiate DTC transfers. |
| Unused | Bit 0 | Unused, Read only. Always read as 0. |

## Chapter 28

## ADC12

The ADC12 module is a high-performance 12-bit analog-to-digital converter (ADC). This chapter describes the ADC12. The ADC12 is implemented in the MSP 430x43x MSP 430x44x, and MSP 430F G461x devices.
Topic Page
28.1 ADC 12 Introduction ..... 28-2
28.2 ADC 12 Operation ..... 28-4
28.3 ADC 12 Registers ..... 28-20

### 28.1 ADC 12 Introduction

The ADC12 module supports fast, 12 -bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator and a 16 word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.

ADC12 features include:
$\square$ Greater than 200-ksps maximum conversion rate

- Monotonic 12-bit converter with no missing codes
- Sample-and-hold with programmable sampling periods controlled by software or timers.
- Conversion initiation by software, Timer_A, or Timer_B
$\square$ Software selectable on-chip reference voltage generation (1.5 V or 2.5 V )
$\square$ Software selectable internal or external reference
$\square$ Eight individually configurable external input channels (twelve on MSP430FG43x and MSP430FG461x devices)
- Conversion channels for internal temperature sensor, $\mathrm{AV}_{\mathrm{CC}}$, and external references
- Independent channel-selectable reference sources for both positive and negative references
- Selectable conversion clock source
. Single-channel, repeat-single-channel, sequence, and repeat-sequence conversion modes
- ADC core and reference voltage can be powered down separately
- Interrupt vector register for fast decoding of 18 ADC interrupts
- 16 conversion-result storage registers

The block diagram of ADC12 is shown in Figure 28-1.

Figure 28-1. ADC12 Block Diagram

† MSP 430F G 43x and MSP430F G461x devices only

### 28.2 ADC 12 Operation

The ADC12 module is configured with user software. The setup and operation of the ADC12 is discussed in the following sections.

### 28.2.1 12-B it ADC Core

The ADC core converts an analog input to its 12 -bit digital representation and stores the result in conversion memory. The core uses two programmable/selectable voltage levels ( $\mathrm{V}_{\mathrm{R}}+$ and $\mathrm{V}_{\mathrm{R}_{-}}$) to define the upper and lower limits of the conversion. The digital output ( $\mathrm{N}_{\mathrm{ADC}}$ ) is full scale (0FFFh) when the input signal is equal to or higher than $V_{R+}$, and zero when the input signal is equal to or lower than $\mathrm{V}_{\mathrm{R}_{-}}$. The input channel and the reference voltage levels ( $\mathrm{V}_{\mathrm{R}+}$ and $\mathrm{V}_{\mathrm{R}_{-}}$) are defined in the conversion-control memory. The conversion formula for the ADC result $N_{\text {ADC }}$ is:

$$
N_{A D C}=4095 \times \frac{V_{\text {in }}-V_{R-}}{V_{R+}-V_{R-}}
$$

The ADC12 core is configured by two control registers, ADC12CTLO and ADC12CTL1. The core is enabled with the ADC12ON bit. The ADC12 can be turned off when not in use to save power. With few exceptions the ADC 12 control bits can only be modified when ENC $=0$. ENC must be set to 1 before any conversion can take place.

## Conversion Clock Selection

The ADC12CLK is used both as the conversion clock and to generate the sampling period when the pulse sampling mode is selected. The ADC12 source clock is selected using the ADC12SSELx bits and can be divided by 1 to 8 using the ADC12DIVx bits. Possible ADC12CLK sources are SMCLK, MCLK, ACLK, and an internal oscillator, ADC12OSC.

The ADC120SC, generated internally, is in the $5-\mathrm{MHz}$ range but varies with individual devices, supply voltage, and temperature. See the device-specific data sheet for the ADC120SC specification.

The user must ensure that the clock chosen for ADC 12CLK remains active until the end of a conversion. If the clock is removed during a conversion, the operation will not complete and any result will be invalid.

### 28.2.2 ADC 12 Inputs and Multiplexer

The eight external and four internal analog signals are selected as the channel for conversion by the analog input multiplexer. The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching as shown in Figure 28-2. The input multiplexer is also a T-switch to minimize the coupling between channels. Channels that are not selected are isolated from the $A / D$ and the intermediate node is connected to analog ground ( $\mathrm{AV}_{\mathrm{SS}}$ ) so that the stray capacitance is grounded to help eliminate crosstalk.

The ADC12 uses the charge redistribution method. When the inputs are internally switched, the switching action may cause transients on the input signal. These transients decay and settle before causing errant conversion.

Figure 28-2. Analog Multiplexer


## Analog Port Selection

The ADC12 inputs are multiplexed with the port P6 pins, which are digital CMOS gates. When analog signals are applied to digital CMOS gates, parasitic current can flow from $\mathrm{V}_{\mathrm{CC}}$ to GND. This parasitic current occurs if the input voltage is near the transition level of the gate. Disabling the port pin buffer eliminates the parasitic current flow and therefore reduces overall current consumption. The P6SELx bits provide the ability to disable the port pin input and output buffers.

```
; P6.0 and P6.1 configured for analog input
    BIS.B #3h,&P6SEL ; P6.1 and P6.0 ADC12 function
```


### 28.2.3 Voltage Reference Generator

The ADC12 module contains a built-in voltage reference with two selectable voltage levels, 1.5 V and 2.5 V . Either of these reference voltages may be used internally and externally on pin $\mathrm{V}_{\text {REF }+}$.

Setting REFON $=1$ enables the internal reference. When REF2_5V $=1$, the internal reference is 2.5 V , the reference is 1.5 V when REF2_5V $=0$. The reference can be turned off to save power when not in use.

For proper operation the internal voltage reference generator must be supplied with storage capacitance across $\mathrm{V}_{\text {REF }}$ and Avss. The recommended storage capacitance is a parallel combination of $10-\mu \mathrm{F}$ and $0.1-\mu \mathrm{F}$ capacitors. From turn-on, a maximum of 17 ms must be allowed for the voltage reference generator to bias the recommended storage capacitors. If the internal reference generator is not used for the conversion, the storage capacitors are not required.

## Note: Reference Decoupling

Approximately $200 \mu \mathrm{~A}$ is required from any reference used by the ADC12 while the two LSBs are being resolved during a conversion. A parallel combination of $10-\mu \mathrm{F}$ and $0.1-\mu \mathrm{F}$ capacitors is recommended for any reference used as shown in Figure 28-11.

External references may be supplied for $\mathrm{V}_{\mathrm{R}+}$ and $\mathrm{V}_{\mathrm{R}-}$ through pins $\mathrm{Ve}_{\mathrm{REF}}+$ and $\mathrm{V}_{\mathrm{REF}} / \mathrm{Ve}_{\text {REF- }}$ respectively.

### 28.2.4 Auto Power-Down

The ADC12 is designed for low power applications. When the ADC12 is not actively converting, the core is automatically disabled and automatically re-enabled when needed. The ADC12OSC is also automatically enabled when needed and disabled when not needed. The reference is not automatically disabled, but can be disabled by setting REFON $=0$. When the core, oscillator, or reference are disabled, they consume no current.

### 28.2.5 Sample and Conversion Timing

An analog-to-digital conversion is initiated with a rising edge of the sample input signal SHI. The source for SHI is selected with the SHSx bits and includes the following:

- The ADC12SC bit
- The Timer_A Output Unit 1
- The Timer_B Output Unit 0
- The Timer_B Output Unit 1

The polarity of the SHI signal source can be inverted with the ISSH bit. The SAMPCON signal controls the sample period and start of conversion. When SAMPCON is high, sampling is active. The high-to-low SAMPCON transition starts the analog-to-digital conversion, which requires 13 ADC12CLK cycles. Two different sample-timing methods are defined by control bit SHP, extended sample mode and pulse mode.

## Extended Sample Mode

The extended sample mode is selected when SHP $=0$. The SHI signal directly controls SAMPCON and defines the length of the sample period $\mathrm{t}_{\text {sample. When }}$ SAMPCON is high, sampling is active. The high-to-low SAMPCON transition starts the conversion after synchronization with ADC 12CLK. See Figure 28-3.

Figure 28-3. Extended Sample Mode


## Pulse Sample Mode

The pulse sample mode is selected when $S H P=1$. The SHI signal is used to trigger the sampling timer. The SHTOx and SHT1x bits in ADC12CTLO control the interval of the sampling timer that defines the SAMPCON sample period $\mathrm{t}_{\text {sample. }}$. The sampling timer keeps SAMPCON high after synchronization with AD12CLK for a programmed interval $\mathrm{t}_{\text {sample }}$. The total sampling time is $\mathrm{t}_{\text {sample }}$ plus $\mathrm{t}_{\text {sync. }}$. See Figure 28-4.

The SHTx bits select the sampling time in $4 x$ multiples of ADC12CLK. SHT0x selects the sampling time for ADC12MCTLO to 7 and SHT1x selects the sampling time for ADC12MCTL8 to 15.

Figure 28-4. Pulse Sample Mode


## Sample Timing Considerations

When SAMPCON $=0$ all Ax inputs are high impedance. When SAMPCON $=1$, the selected Ax input can be modeled as an RC low-pass filter during the sampling time $\mathrm{t}_{\text {sample }}$, as shown below in Figure 28-5. An internal MUX-on input resistance $R_{I}$ (maximum $2 \mathrm{k} \Omega$ ) in series with capacitor $C_{I}$ (maximum 40 pF ) is seen by the source. The capacitor $\mathrm{C}_{\mathrm{I}}$ voltage $\mathrm{V}_{\mathrm{C}}$ must be charged to within $1 / 2 \mathrm{LSB}$ of the source voltage $\mathrm{V}_{\mathrm{S}}$ for an accurate 12 -bit conversion.

Figure 28-5. Analog Input Equivalent Circuit


The resistance of the source $R_{S}$ and $R_{I}$ affect $t_{\text {sample }}$. The following equation can be used to calculate the minimum sampling time $t_{\text {sample }}$ for a 12 -bit conversion:

$$
t_{\text {sample }}>\left(R_{S}+R_{1}\right) \times \ln \left(2^{13}\right) \times C_{1}+800 n s
$$

Substituting the values for $\mathrm{R}_{1}$ and $\mathrm{C}_{1}$ given above, the equation becomes:

$$
\mathrm{t}_{\text {sample }}>\left(\mathrm{R}_{\mathrm{S}}+2 \mathrm{k} \Omega\right) \times 9.011 \times 40 \mathrm{pF}+800 \mathrm{~ns}
$$

For example, if $R_{S}$ is $10 \mathrm{k} \Omega$, $\mathrm{t}_{\text {sample }}$ must be greater than $5.13 \mu \mathrm{~s}$.

### 28.2.6 Conversion Memory

There are 16 ADC12MEMx conversion memory registers to store conversion results. Each ADC12MEMx is configured with an associated ADC12MCTLx control register. The SREFx bits define the voltage reference and the INCHx bits select the input channel. The EOS bit defines the end of sequence when a sequential conversion mode is used. A sequence rolls over from ADC12MEM15 to ADC12MEM0 when the EOS bit in ADC12MCTL15 is not set.

The CSTARTADDx bits define the first ADC12MCTLx used for any conversion. If the conversion mode is single-channel or repeat-single-channel the CSTARTADDx points to the single ADC12MCTLx to be used.

If the conversion mode selected is either sequence-of-channels or repeat-sequence-of-channels, CSTARTADDx points to the first ADC12MCTLx location to be used in a sequence. A pointer, not visible to software, is incremented automatically to the next ADC12MCTLx in a sequence when each conversion completes. The sequence continues until an EOS bit in ADC12MCTLx is processed - this is the last control byte processed.

When conversion results are written to a selected ADC12MEMx, the corresponding flag in the ADC12IF Gx register is set.

### 28.2.7 ADC 12 Conversion Modes

The ADC12 has four operating modes selected by the CONSEQx bits as discussed in Table 28-1.

Table 28-1.Conversion Mode Summary

| CONSEQx | Mode | Operation |
| :---: | :--- | :--- |
| 00 | Single channel <br> single-conversion | A single channel is converted once. |
| 01 | Sequence-of- <br> channels | A sequence of channels is converted once. |
| 10 | Repeat-single- <br> channel | A single channel is converted repeatedly. |
| 11 | Repeat-sequence- <br> of-channels | A sequence of channels is converted <br> repeatedly. |

## Single-C hannel Single-C onversion Mode

A single channel is sampled and converted once. The ADC result is written to the ADC12MEMx defined by the CSTARTADDx bits. Figure 28-6 shows the flow of the Single-Channel, Single-Conversion mode. When ADC12SC triggers a conversion, successive conversions can be triggered by the ADC12SC bit. When any other trigger source is used, ENC must be toggled between each conversion.

Figure 28-6. Single-Channel, Single-Conversion Mode


## Sequence-of-Channels Mode

A sequence of channels is sampled and converted once. The ADC results are written to the conversion memories starting with the ADCMEMx defined by the CSTARTADDx bits. The sequence stops after the measurement of the channel with a set EOS bit. Figure 28-7 shows the sequence-of-channels mode. When ADC12SC triggers a sequence, successive sequences can be triggered by the ADC12SC bit. When any other trigger source is used, ENC must be toggled between each sequence.

Figure 28-7. Sequence-of-Channels Mode

$x=$ pointer to ADC12MCTLx

## Repeat-Single-Channel Mode

A single channel is sampled and converted continuously. The ADC results are written to the ADC12MEMx defined by the CSTARTADDx bits. It is necessary to read the result after the completed conversion because only one ADC12MEMx memory is used and is overwritten by the next conversion. Figure 28-8 shows repeat-single-channel mode

Figure 28-8. Repeat-S ingle-C hannel Mode


## Repeat-Sequence-of-Channels Mode

A sequence of channels is sampled and converted repeatedly. The ADC results are written to the conversion memories starting with the ADC12MEMx defined by the CSTARTADDx bits. The sequence ends after the measurement of the channel with a set EOS bit and the next trigger signal re-starts the sequence. Figure 28-9 shows the repeat-sequence-of-channels mode.

Figure 28-9. Repeat-S equence-of-Channels Mode


## Using the Multiple Sample and Convert (MSC) B it

To configure the converter to perform successive conversions automatically and as quickly as possible, a multiple sample and convert function is available. When MSC $=1$, CONSEQx $>0$, and the sample timer is used, the first rising edge of the SHI signal triggers the first conversion. Successive conversions are triggered automatically as soon as the prior conversion is completed. Additional rising edges on SHI are ignored until the sequence is completed in the single-sequence mode or until the ENC bit is toggled in repeat-single-channel, or repeated-sequence modes. The function of the ENC bit is unchanged when using the MSC bit.

## Stopping Conversions

Stopping ADC12 activity depends on the mode of operation. The recommended ways to stop an active conversion or conversion sequence are:
$\square$ Resetting ENC in single-channel single-conversion mode stops a conversion immediately and the results are unpredictable. For correct results, poll the busy bit until reset before clearing ENC.
$\square$ Resetting ENC during repeat-single-channel operation stops the converter at the end of the current conversion.
$\square$ Resetting ENC during a sequence or repeat-sequence mode stops the converter at the end of the sequence.
$\square$ Any conversion mode may be stopped immediately by setting the CONSEQX $=0$ and resetting ENC bit. Conversion data are unreliable.

## Note: No EOS Bit Set For Sequence

If no EOS bit is set and a sequence mode is selected, resetting the ENC bit does not stop the sequence. To stop the sequence, first select a single-channel mode and then reset ENC.

### 28.2.8 Using the Integrated Temperature Sensor

To use the on-chip temperature sensor, the user selects the analog input channel INCHx = 1010. Any other configuration is done as if an external channel was selected, including reference selection, conversion-memory selection, etc.

The typical temperature sensor transfer function is shown in Figure 28-10. When using the temperature sensor, the sample period must be greater than $30 \mu \mathrm{~s}$. The temperature sensor offset error can be large, and may need to be calibrated for most applications. See device-specific data sheet for parameters.

Selecting the temperature sensor automatically turns on the on-chip reference generator as a voltage source for the temperature sensor. However, it does not enable the $\mathrm{V}_{\text {REF }}+$ output or affect the reference selections for the conversion. The reference choices for converting the temperature sensor are the same as with any other channel.

Figure 28-10. Typical Temperature Sensor Transfer Function


### 28.2.9 ADC12 Grounding and Noise Considerations

As with any high-resolution ADC, appropriate printed-circuit-board layout and grounding techniques should be followed to eliminate ground loops, unwanted parasitic effects, and noise.

Ground loops are formed when return current from the A/D flows through paths that are common with other analog or digital circuitry. If care is not taken, this current can generate small, unwanted offset voltages that can add to or subtract from the reference or input voltages of the A/D converter. The connections shown in Figure 28-11 help avoid this.

In addition to grounding, ripple and noise spikes on the power supply lines due to digital switching or switching power supplies can corrupt the conversion result. A noise-free design using separate analog and digital ground planes with a single-point connection is recommend to achieve high accuracy.

Figure 28-11.ADC12 Grounding and Noise Considerations


### 28.2.10 ADC 12 Interrupts

The ADC12 has 18 interrupt sources:

- ADC12IFG0-ADC12IFG15
- ADC120V, ADC12MEMx overflow
- ADC12TOV, ADC12 conversion time overflow

The ADC12IFGx bits are set when their corresponding ADC12MEMx memory register is loaded with a conversion result. An interrupt request is generated if the corresponding ADC12IEx bit and the GIE bit are set. The ADC120V condition occurs when a conversion result is written to any ADC12MEMx before its previous conversion result was read. The ADC12TOV condition is generated when another sample-and-conversion is requested before the current conversion is completed. The DMA is triggered after the conversion in single channel modes or after the completion of a sequence-of-channel modes.

## ADC12IV, Interrupt Vector Generator

All ADC12 interrupt sources are prioritized and combined to source a single interrupt vector. The interrupt vector register ADC12IV is used to determine which enabled ADC12 interrupt source requested an interrupt.

The highest priority enabled ADC12 interrupt generates a number in the ADC12IV register (see register description). This number can be evaluated or added to the program counter to automatically enter the appropriate software routine. Disabled ADC12 interrupts do not affect the ADC12IV value.

Any access, read or write, of the ADC12IV register automatically resets the ADC12OV condition or the ADC12TOV condition if either was the highest pending interrupt. Neither interrupt condition has an accessible interrupt flag. The ADC12IF Gx flags are not reset by an ADC12IV access. ADC12IF $x$ x bits are reset automatically by accessing their associated ADC12MEMx register or may be reset with software.

If another interrupt is pending after servicing of an interrupt, another interrupt is generated. For example, if the ADC12OV and ADC12IFG3 interrupts are pending when the interrupt service routine accesses the ADC12IV register, the ADC120V interrupt condition is reset automatically. After the RETI instruction of the interrupt service routine is executed, the ADC12IF G3 generates another interrupt.

## ADC 12 Interrupt Handling Software Example

The following software example shows the recommended use of ADC12IV and the handling overhead. The ADC12IV value is added to the PC to automatically jump to the appropriate routine.

The numbers at the right margin show the necessary CPU cycles for each instruction. The software overhead for different interrupt sources includes interrupt latency and return-from-interrupt cycles, but not the task handling itself. The latencies are:

## - ADC12IFG0-ADC12IFG14, ADC12TOV and ADC12OV <br> 16 cycles

- ADC12IFG15

14 cycles
The interrupt handler for ADC 12IFG15 shows a way to check immediately if a higher prioritized interrupt occurred during the processing of ADC12IFG15. This saves nine cycles if another ADC12 interrupt is pending.

```
; Interrupt handler for ADC12.
I NT_ADC12 ; Enter Interrupt Service Routine 6
    ADD &ADC12IV,PC; Add offset to PC 3
    RETI ; Vector O: No interrupt 5
    JMP ADOV ; Vector 2: ADC overflow 2
    JMP ADTOV ; Vector 4: ADC timing overflow 2
    JMP ADMO ; Vector 6: ADC12IFGO 2
    JMP ADM14 ; Vector 34: ADC12IFG14 2
;
; Handler for ADC12|FG15 starts here. No JMP required.
ADM15 MOV &ADC12MEM15, xxx; Move result, flag is reset
        ... ; Other instruction needed?
        JMP INT_ADC12 ; Check other int pending
; ADC12IFG14-ADC12IFG1 handlers go here
ADMO MOV &ADC12MEMO, xxx ; Move result, flag is reset
    ... ; Other instruction needed?
    RETI ; Return 5
;
ADTOV ... ; Handle Conv. time overflow
    RETI ; Return 5
;
ADOV ... Handle ADCMEMx overflow
    RETI ; Return
5
```


### 28.3 ADC12 Registers

The ADC12 registers are listed in Table 28-2 .
Table 28-2.ADC12 Registers

| Register | Short Form | Register Type | Address | Initial State |
| :---: | :---: | :---: | :---: | :---: |
| ADC12 control register 0 | ADC12CTL0 | Read/write | 01A0h | Reset with POR |
| ADC12 control register 1 | ADC12CTL1 | Read/write | 01A2h | Reset with POR |
| ADC12 interrupt flag register | ADC12IFG | Read/write | 01A4h | Reset with POR |
| ADC 12 interrupt enable register | ADC12IE | Read/write | 01A6h | Reset with POR |
| ADC12 interrupt vector word | ADC12IV | Read | 01A8h | Reset with POR |
| ADC 12 memory 0 | ADC12MEM0 | Read/write | 0140h | Unchanged |
| ADC 12 memory 1 | ADC12MEM1 | Read/write | 0142h | Unchanged |
| ADC 12 memory 2 | ADC12MEM2 | Read/write | 0144h | Unchanged |
| ADC 12 memory 3 | ADC12MEM3 | Read/write | 0146h | Unchanged |
| ADC 12 memory 4 | ADC12MEM4 | Read/write | 0148h | Unchanged |
| ADC 12 memory 5 | ADC12MEM5 | Read/write | 014Ah | Unchanged |
| ADC 12 memory 6 | ADC12MEM6 | Read/write | 014Ch | Unchanged |
| ADC 12 memory 7 | ADC12MEM 7 | Read/write | 014Eh | Unchanged |
| ADC 12 memory 8 | ADC12MEM8 | Read/write | 0150h | Unchanged |
| ADC 12 memory 9 | ADC12MEM9 | Read/write | 0152h | Unchanged |
| ADC12 memory 10 | ADC12MEM10 | Read/write | 0154h | Unchanged |
| ADC12 memory 11 | ADC12MEM11 | Read/write | 0156h | Unchanged |
| ADC 12 memory 12 | ADC12MEM12 | Read/write | 0158h | Unchanged |
| ADC12 memory 13 | ADC12MEM13 | Read/write | 015Ah | Unchanged |
| ADC 12 memory 14 | ADC12MEM14 | Read/write | 015Ch | Unchanged |
| ADC12 memory 15 | ADC12MEM15 | Read/write | 015Eh | Unchanged |
| ADC 12 memory control 0 | ADC12MCTL0 | Read/write | 080h | Reset with POR |
| ADC12 memory control 1 | ADC12MCTL1 | Read/write | 081h | Reset with POR |
| ADC 12 memory control 2 | ADC12MCTL2 | Read/write | 082h | Reset with POR |
| ADC 12 memory control 3 | ADC12MCTL3 | Read/write | 083h | Reset with POR |
| ADC12 memory control 4 | ADC12MCTL4 | Read/write | 084h | Reset with POR |
| ADC 12 memory control 5 | ADC12MCTL5 | Read/write | 085h | Reset with POR |
| ADC 12 memory control 6 | ADC12MCTL6 | Read/write | 086h | R eset with POR |
| ADC 12 memory control 7 | ADC12MCTL7 | Read/write | 087h | Reset with POR |
| ADC 12 memory control 8 | ADC12MCTL8 | Read/write | 088h | Reset with POR |
| ADC12 memory control 9 | ADC12MCTL9 | Read/write | 089h | Reset with POR |
| ADC12 memory control 10 | ADC12MCTL10 | Read/write | 08Ah | Reset with POR |
| ADC12 memory control 11 | ADC12MCTL11 | Read/write | 08Bh | Reset with POR |
| ADC 12 memory control 12 | ADC12MCTL12 | Read/write | 08Ch | Reset with POR |
| ADC12 memory control 13 | ADC12MCTL13 | Read/write | 08Dh | Reset with POR |
| ADC12 memory control 14 | ADC12MCTL14 | Read/write | 08Eh | Reset with POR |
| ADC12 memory control 15 | ADC12MCTL15 | Read/write | 08Fh | Reset with POR |

## ADC 12CTLO, ADC 12 Control Register 0

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SHT1x |  |  |  | SHTOx |  |  |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MSC | REF2_5V | REFON | ADC120N | ADC 120VIE | $\begin{aligned} & \text { ADC } 12 \\ & \text { TOVIE } \end{aligned}$ | ENC | ADC 12SC |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| Modifiable only when ENC $=0$ |  |  |  |  |  |  |  |


| SHT1x | Bits <br> $15-12$ | Sample-and-hold time. These bits define the number of ADC12CLK cycles in <br> the sampling period for registers ADC12MEM8 to ADC12MEM15. |
| :--- | :--- | :--- |
| SHT0x | Bits <br> $11-8$ | Sample-and-hold time. These bits define the number of ADC12CLK cycles in <br> the sampling period for registers ADC12MEM0 to ADC12MEM7. |


| SHTx Bits | ADC 12CLK cycles |
| :---: | :---: |
| 0000 | 4 |
| 0001 | 8 |
| 0010 | 16 |
| 0011 | 32 |
| 0100 | 64 |
| 0101 | 96 |
| 0110 | 128 |
| 0111 | 192 |
| 1000 | 256 |
| 1001 | 384 |
| 1010 | 512 |
| 1011 | 768 |
| 1100 | 1024 |
| 1101 | 1024 |
| 1110 | 1024 |
| 1111 | 1024 |


| MSC | Bit 7 | Multiple sample and conversion. Valid only for sequence or repeated modes. 0 The sampling timer requires a rising edge of the SHI signal to trigger each sample-and-conversion. <br> 1 The first rising edge of the SHI signal triggers the sampling timer, but further sample-and-conversions are performed automatically as soon as the prior conversion is completed. |
| :---: | :---: | :---: |
| REF2_5V | Bit 6 | Reference generator voltage. REFON must also be set. $\begin{array}{cc} 0 & 1.5 \mathrm{~V} \\ 1 & 2.5 \mathrm{~V} \end{array}$ |
| REFON | Bit 5 | Reference generator on <br> 0 Reference off <br> 1 Reference on |
| ADC 120N | Bit 4 |  |
| ADC 120VIE | Bit 3 | ADC12MEMx overflow-interrupt enable. The GIE bit must also be set to enable the interrupt. <br> 0 Overflow interrupt disabled <br> 1 Overflow interrupt enabled |
| $\text { ADC } 12$ TOVIE | Bit 2 | ADC 12 conversion-time-overflow interrupt enable. The GIE bit must also be set to enable the interrupt. <br> 0 Conversion time overflow interrupt disabled <br> 1 Conversion time overflow interrupt enabled |
| ENC | Bit 1 | $\begin{aligned} & \text { Enable conversion } \\ & 0 \\ & \text { ADC12 disabled } \\ & 1 \end{aligned} \text { ADC12 enabled }$ |
| ADC 12SC | Bit 0 | Start conversion. Software-controlled sample-and-conversion start. ADC12SC and ENC may be set together with one instruction. ADC12SC is reset automatically. <br> 0 No sample-and-conversion-start <br> 1 Start sample-and-conversion |

## ADC 12CTL1, ADC 12 Control Register 1



CSTART Bits Conversion start address. These bits select which ADC12

## ADDx

SHSx

SHP

Bit 8 Invert signal sample-and-hold
0 The sample-input signal is not inverted.
1 The sample-input signal is inverted.
ADC 12DIVx Bits ADC 12 clock divider
7-5 $000 \quad 11$
001 /2
010 /3
011 /4
$100 / 5$
$101 / 6$
$110 / 7$
$111 / 8$


## ADC12ME Mx, ADC12 Conversion Memory Registers

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Conversion Results |  |  |  |
| r0 | r0 | r0 | r0 | rw | rw | rw | rw |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Conversion Results |  |  |  |  |  |  |  |
| rw | rw | rw | rw | rw | rw | rw | rw |


| Conversion | Bits | The 12 -bit conversion results are right-justified. Bit 11 is the MSB. Bits $15-12$ <br> are always 0 . Writing to the conversion memory registers will corrupt the <br> Results |
| :--- | :--- | :--- |
| results. |  |  |

## ADC 12MCTLx, ADC 12 Conversion Memory Control Registers

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EOS | SREFx |  |  | INCHx |  |  |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| Modifiable only when ENC $=0$ |  |  |  |  |  |  |  |

EOS Bit 7 End of sequence. Indicates the last conversion in a sequence.
$0 \quad$ Not end of sequence
1 End of sequence
SREFX Bits Select reference
6-4 $000 \quad V_{R_{+}}=A V_{C C}$ and $V_{R_{-}}=A V_{S S}$
$001 \mathrm{~V}_{\mathrm{R}+}=\mathrm{V}_{\mathrm{REF}+}$ and $\mathrm{V}_{\mathrm{R}-}=A \mathrm{~V}_{\mathrm{SS}}$
$010 \mathrm{~V}_{\mathrm{R}_{+}}=\mathrm{Ve}_{\mathrm{REF}+}$ and $\mathrm{V}_{\mathrm{R}_{-}}=A \mathrm{~V}_{\mathrm{SS}}$
$011 \mathrm{~V}_{\mathrm{R}+}=\mathrm{Ve}_{\mathrm{REF}+}$ and $\mathrm{V}_{\mathrm{R}_{-}}=\mathrm{AV}_{\mathrm{SS}}$
$100 \mathrm{~V}_{\mathrm{R}+}=\mathrm{AV}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{R}-}=\mathrm{V}_{\text {REF- }} / \mathrm{Ve}_{\text {REF- }}$
$101 \mathrm{~V}_{\mathrm{R}+}=\mathrm{V}_{\text {REF }+}$ and $\mathrm{V}_{\text {R- }}=\mathrm{V}_{\text {REF }} / \mathrm{Ve}_{\text {REF- }}$
$110 \mathrm{~V}_{\mathrm{R}+}=\mathrm{Ve}_{\mathrm{REF}}+$ and $\mathrm{V}_{\mathrm{R}-}=\mathrm{V}_{\mathrm{REF}} / \mathrm{Ve}_{\mathrm{REF}}$
$111 \mathrm{~V}_{\mathrm{R}+}=\mathrm{Ve}_{\mathrm{REF}+}$ and $\mathrm{V}_{\mathrm{R}-}=\mathrm{V}_{\mathrm{REF}} / \mathrm{Ve}_{\mathrm{REF}-}$
INCHX Bits Input channel select
3-0 0000 A0
0001 A1
0010 A2
0011 A3
0100 A4
0101 A5
0110 A6
0111 A7
1000 Veref +
$1001 \mathrm{~V}_{\text {REF- }} / \mathrm{Ve}_{\text {REF- }}$
1010 Temperature sensor
$1011\left(\mathrm{AV}_{\mathrm{CC}}-\mathrm{AV}_{\mathrm{SS}}\right) / 2$
$1100\left(\mathrm{AV}_{\mathrm{CC}}-\mathrm{AV}_{\mathrm{SS}}\right) / 2$, A12 on 'FG43x and 'FG 461x devices
$1101\left(\mathrm{AV}_{\mathrm{CC}}-\mathrm{AV}_{\mathrm{SS}}\right) / 2, \mathrm{~A} 13$ on ' $\mathrm{FG} 43 x$ and ' $\mathrm{FG} 461 x$ devices
$1110\left(\mathrm{AV}_{\mathrm{CC}}-\mathrm{AV}_{\mathrm{SS}}\right) / 2$, A14 on 'FG43x and 'FG461x devices
$1111\left(\mathrm{AV}_{\mathrm{CC}}-\mathrm{AV}_{\mathrm{SS}}\right) / 2, \mathrm{~A} 15$ on 'FG43x and 'FG461x devices

## ADC12IE, ADC 12 Interrupt Enable Register

| 15 | 14 | 13 12 |  | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC 12IE 15 | ADC12IE 14 | ADC 12IE 13 | ADC12IE 12 | ADC 12IE 11 | ADC12IE 10 | ADC 12IE9 | ADC 12IE 8 |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC12IE7 | ADC12IE6 | ADC12IE5 | ADC12IE4 | ADC12IE3 | ADC12IE2 | ADC 12IE1 | ADC 12IE0 |
| $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ |

ADC 12IEx Bits Interrupt enable. These bits enable or disable the interrupt request for the 15-0 ADC12IF Gx bits.

0 Interrupt disabled
1 Interrupt enabled

## ADC 12IF G, ADC 12 Interrupt Flag Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC12 <br> IFG15 | ADC12 <br> IFG14 | ADC12 <br> IFG13 | ADC12 <br> IFG12 | ADC12 <br> IFG11 | ADC12 <br> IFG10 | ADC12 <br> IFG9 | ADC12 <br> IFG8 |
| $r y-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ |


| 7 | 6 | 5 | 4 | 3 |  | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

[^11]
## ADC 12IV, ADC 12 Interrupt Vector Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | r0 | r0 | r0 | r0 | r0 | r0 | r0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | ADC 12IVx |  |  |  |  | 0 |
| r0 | r0 | r-(0) | r-(0) | r-(0) | $r$-(0) | r-(0) | r0 |

## ADC 12IVx Bits ADC12 interrupt vector value 15-0

| ADC 12IV Contents | Interrupt Source | Interrupt Flag | Interrupt Priority |
| :---: | :---: | :---: | :---: |
| 000h | No interrupt pending | - |  |
| 002h | ADC12MEMx overflow | - | Highest |
| 004h | Conversion time overflow | - |  |
| 006h | ADC12MEM0 interrupt flag | ADC12IFG0 |  |
| 008h | ADC12MEM1 interrupt flag | ADC12IFG1 |  |
| 00Ah | ADC12MEM2 interrupt flag | ADC12IFG2 |  |
| 00 Ch | ADC12MEM3 interrupt flag | ADC12IFG3 |  |
| 00Eh | ADC12MEM4 interrupt flag | ADC12IFG4 |  |
| 010h | ADC12MEM5 interrupt flag | ADC12IFG5 |  |
| 012h | ADC12MEM6 interrupt flag | ADC12IFG6 |  |
| 014h | ADC12MEM7 interrupt flag | ADC12IFG 7 |  |
| 016h | ADC12MEM8 interrupt flag | ADC12IFG8 |  |
| 018h | ADC12MEM9 interrupt flag | ADC12IFG9 |  |
| 01Ah | ADC12MEM10 interrupt flag | ADC12IFG10 |  |
| 01Ch | ADC12MEM 11 interrupt flag | ADC12IFG11 |  |
| 01Eh | ADC12MEM12 interrupt flag | ADC12IFG12 |  |
| 020h | ADC12MEM13 interrupt flag | ADC12IFG13 |  |
| 022h | ADC12MEM14 interrupt flag | ADC12IFG14 |  |
| 024h | ADC12MEM15 interrupt flag | ADC12IFG15 | Lowest |

## Chapter 29

## SD16

The SD16 module is a multichannel 16 -bit sigma-delta analog-to-digital converter. This chapter describes the SD16 of the MSP $430 x 4 x x$ family. The SD16 module is implemented in the MSP430F42x, MSP430F42xA, MSP430FE 42x, MSP430FE42xA, and MSP 430FE42x2 devices.

## Topic

Page
29.1 SD16 Introduction ..... 29-2
29.2 SD16 Operation ..... 29-4
29.3 SD16 Registers ..... 29-19

### 29.1 SD16 Introduction

The SD16 module consists of up to three independent sigma-delta analog-to-digital converters and an internal voltage reference. Each channel has up to 8 fully differential multiplexed analog input pairs including a built-in temperature sensor. The converters are based on second-order oversampling sigma-delta modulators and digital decimation filters. The decimation filters are comb type filters with selectable oversampling ratios of up to 256 . Additional filtering can be done in software.

Features of the SD16 include:

- 16-bit sigma-delta architecture
- Up to three independent, simultaneously sampling ADC channels (The number of channels is device dependent, see the device-specific data sheet.)
- Up to eight multiplexed differential analog inputs per channel (The number of inputs is device dependent, see the device-specific data sheet.)
$\square$ Software selectable on-chip reference voltage generation (1.2 V)
$\square$ Software selectable internal or external reference
$\square$ Built-in temperature sensor accessible by all channels
- Up to $1.048576-\mathrm{MHz}$ modulator input frequency
- Selectable low-power conversion mode

The block diagram of the SD16 module is shown in Figure 29-1.

Figure 29-1. SD16 Block Diagram


### 29.2 SD16 Operation

The SD16 module is configured with user software. The setup and operation of the SD16 is discussed in the following sections.

### 29.2.1 ADC Core

The analog-to-digital conversion is performed by a 1-bit, second-order sigma-delta modulator. A single-bit comparator within the modulator quantizes the input signal with the modulator frequency $f_{M}$. The resulting 1-bit data stream is averaged by the digital filter for the conversion result.

### 29.2.2 Analog Input Range and PGA

The full-scale input voltage range for each analog input pair is dependent on the gain setting of the programmable gain amplifier of each channel. The maximum full-scale range is $\pm \mathrm{V}_{\mathrm{FSR}}$ where $\mathrm{V}_{\mathrm{FSR}}$ is defined by:

$$
V_{F S R}=\frac{V_{R E F} / 2}{\operatorname{GAIN}_{P G A}}
$$

For a 1.2 V reference, the maximum full-scale input range for a gain of 1 is:

$$
\pm V_{F S R}=\frac{1.2 \mathrm{~V} / 2}{1}= \pm 0.6 \mathrm{~V}
$$

Refer to the device-specific data sheet for full-scale input specifications.

### 29.2.3 Voltage Reference Generator

The SD16 module has a built-in 1.2 V reference that can be used for each SD16 channel and is enabled by the SD16REFON bit. When using the internal reference an external 100 nF capacitor connected from $\mathrm{V}_{\text {REF }}$ to $A V_{S S}$ is recommended to reduce noise. The internal reference voltage can be used off-chip when SD16VMIDON $=1$. The buffered output can provide up to 1 mA of drive. When using the internal reference off-chip, a 470 nF capacitor connected from $\mathrm{V}_{\text {REF }}$ to $A V_{S S}$ is required. See device-specific data sheet for parameters.

An external voltage reference can be applied to the $\mathrm{V}_{\text {REF }}$ input when SD16REFON and SD16VMIDON are both reset.

### 29.2.4 Auto Power-Down

The SD16 is designed for low power applications. When the SD16 is not actively converting, it is automatically disabled and automatically re-enabled when a conversion is started. The reference is not automatically disabled, but can be disabled by setting SD16REFON $=0$. When the SD16 or reference are disabled, they consume no current.

### 29.2.5 Analog Input Pair Selection

Each SD16 channel can convert up to 8 differential input pairs multiplexed into the PGA. Up to six input pairs (A0-A5) are available externally on the device. See the device-specific data sheet for analog input pin information. An internal temperature sensor is available to each channel using the A6 multiplexer input.
Input A7 is a shorted connection between the + and - input pair and can be used to calibrate the offset of each SD16 input stage. Note that the measured offset depends on the impedance of the external circuitry; thus, the actual offset seen at any of the analog inputs may be different.

## Analog Input Setup

The analog input of each channel is configured using the SD16INCTLx register. These settings can be independently configured for each SD16 channel.

The SD16INCHx bits select one of eight differential input pairs of the analog multiplexer. The gain for each PGA is selected by the SD16GAINx bits. A total of six gain settings are available.

During conversion any modification to the SD16INCHx and SD16GAINx bits will become effective with the next decimation step of the digital filter. After these bits are modified, the next three conversions may be invalid due to the settling time of the digital filter. This can be handled automatically with the SD16INTDLYx bits. When SD16INTDLY $=00 \mathrm{~h}$, conversion interrupt requests will not begin until the $4^{\text {th }}$ conversion after a start condition.

An external RC anti-aliasing filter is recommended for the SD16 to prevent aliasing of the input signal. The cutoff frequency should be $<10 \mathrm{kHz}$ for a $1-\mathrm{MHz}$ modulator clock and OSR $=256$. The cutoff frequency may set to a lower frequency for applications that have lower bandwidth requirements.

### 29.2.6 Analog Input Characteristics

The SD16 uses a switched-capacitor input stage that appears as an impedance to external circuitry as shown in Figure 29-2.

Figure 29-2. Analog Input Equivalent Circuit


The maximum modulator frequency $f_{M}$ may be calculated from the minimum settling time $\mathrm{t}_{\text {settling }}$ of the sampling circuit given by:
$t_{\text {Selling }} \geq\left(R_{S}+1 k \Omega\right) \times C_{S} \times \ln \left(\frac{G A I N \times 2^{17} \times V_{A x}}{V_{R E F}}\right)$
where
$f_{M}=\frac{1}{2 \times t_{\text {setling }}}$ and $V_{A x}=\max \left(\left|\frac{A V_{C C}}{2}-V_{S+}\right|,\left|\frac{A V_{C C}}{2}-V_{S-}\right|\right)$,
with $\mathrm{V}_{\mathrm{S}+}$ and $\mathrm{V}_{\mathrm{S}_{-}}$referenced to AV SS .
$C_{S}$ varies with the gain setting as shown in Table 29-1.
Table 29-1.Sampling Capacitance

| PGA Gain | Sampling Capacitance $\mathbf{C}_{\mathbf{s}}$ |
| :---: | :---: |
| 1 | 1.25 pF |
| 2,4 | 2.5 pF |
| 8 | 5 pF |
| 16,32 | 10 pF |

### 29.2.7 Digital Filter

The digital filter processes the 1-bit data stream from the modulator using a SINC $^{3}$ comb filter. The transfer function is described in the z-Domain by:
$H(z)=\left(\frac{1}{O S R} \times \frac{1-z^{-O S R}}{1-z^{-1}}\right)^{3}$
and in the frequency domain by:
$H(f)=\left[\frac{\operatorname{sinc}(\operatorname{OSR} \pi}{\operatorname{sinc}\left(\pi \frac{f}{f_{M}}\right)}\right]^{3}=\left[\frac{1}{O S R} \times \frac{\sin \left(\operatorname{OSR} \times \pi \times \frac{f}{f_{M}}\right)}{\sin \left(\pi \times \frac{f}{f_{M}}\right)}\right]^{3}$
where the oversampling rate, OSR, is the ratio of the modulator frequency $f_{M}$ to the sample frequency $f_{S}$. Figure 29-3 shows the filter's frequency response for an OSR of 32 . The first filter notch is at $f_{S}=f_{M} / O S R$. The notch frequency can be adjusted by changing the modulator frequency, $f_{M}$, using SD16SSELx and SD16DIVx and the oversampling rate using SD16OSRx.

The digital filter for each enabled ADC channel completes the decimation of the digital bit-stream and outputs new conversion results to the corresponding SD16MEMx register at the sample frequency $\mathrm{f}_{\mathrm{s}}$.

Figure 29-3. Comb Filter's F requency Response with $\operatorname{OSR}=32$


Figure 29-4 shows the digital filter step response and conversion points. For step changes at the input after start of conversion a setting time must be allowed before a valid conversion result is available. The SD16INTDLY x bits can provide sufficient filter settling time for a full-scale change at the ADC input. If the step occurs synchronously to the decimation of the digital filter the valid data will be available on the third conversion. An asynchronous step will require one additional conversion before valid data is available.

Figure 29-4. Digital Filter Step Response and Conversion Points


## Digital Filter Output

The number of bits output by each digital filter is dependent on the oversampling ratio and ranges from 16 to 24 bits. Figure 29-5 shows the digital filter output bits and their relation to SD16MEMx for each OSR. For example, for OSR $=256$ and LSBACC $=0$, the SD16MEMx register contains bits $23-8$ of the digital filter output. When OSR $=32$, the SD16MEMx LSB is always zero.

The SD16LSBACC and SD16LSBTOG bits give access to the least significant bits of the digital filter output. When SD16LSBACC $=1$ the 16 least significant bits of the digital filter's output are read from SD16MEMx using word instructions. The SD16MEMx register can also be accessed with byte instructions returning only the 8 least significant bits of the digital filter output.

When SD16LSBTOG $=1$ the SD16LSBACC bit is automatically toggled each time the corresponding channel's SD16MEMx register is read. This allows the complete digital filter output result to be read with two read accesses of SD16MEMx. Setting or clearing SD16LSBTOG does not change SD16LSBACC until the next SD16MEMx access.

Figure 29-5. Used Bits of Digital Filter Output.


OSR $=64$, LSBACC $=1$


### 29.2.8 Conversion Memory Registers: SD16ME Mx

One SD16MEMx register is associated with each SD16 channel. Conversion results for each channel are moved to the corresponding SD16MEMx register with each decimation step of the digital filter. The SD16IFG bit for a given channel is set when new data is written to SD16MEMx. SD16IFG is automatically cleared when SD16MEMx is read by the CPU or may be cleared with software.

## Output Data Format

The output data format is configurable in two's complement or offset binary as shown in Table 29-2.The data format is selected by the SD16DF bit.

Table 29-2.Data Format

| SD16DF | Format | Analog Input | SD16ME Mx ${ }^{\dagger}$ | Digital Filter Output $(O S R=256)$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Offset Binary | +FSR | FFFF | FFFFFF |
|  |  | ZERO | 8000 | 800000 |
|  |  | -FSR | 0000 | 000000 |
| 1 | Two's complement | +FSR | 7FFF | 7FFFFF |
|  |  | ZERO | 0000 | 000000 |
|  |  | -FSR | 8000 | 800000 |

$\dagger$ Independent of SD160SRx setting; SD16LSBACC $=0$.
Figure 29-6 shows the relationship between the full-scale input voltage range from $-V_{F S R}$ to $+V_{F S R}$ and the conversion result. The digital values for both data formats are illustrated.

Figure 29-6. Input Voltage vs Digital Output



### 29.2.9 Conversion Modes

The SD16 module can be configured for four modes of operation, listed in Table 29-3. The SD16SNGL and SD16GRP bits for each channel selects the conversion mode.

Table 29-3. Conversion Mode Summary

| SD16SNGL | SD16GRP $\dagger$ | Mode | Operation |
| :---: | :---: | :--- | :--- |
| 1 | 0 | Single channel, <br> Single conversion | A single channel is <br> converted once. |
| 0 | 0 | Single channel, <br> Continuous conversion | A single channel is <br> converted continuously. |
| 1 | 1 | Group of channels, <br> Single conversion | A group of channels is <br> converted once. |
| 0 | 1 | Group of channels, <br> Continuous conversion | A group of channels is <br> converted continuously. |

${ }^{\dagger}$ A channel is grouped and is the master channel of the group when SD16GRP $=0$ if SD16GRP for the prior channel(s) is set.

## Single Channel, Single Conversion

Setting the SD16SC bit of a channel initiates one conversion on that channel when SD16SNGL = 1 and it is not grouped with any other channels. The SD16SC bit is automatically cleared after conversion completion.

Clearing SD16SC before the conversion is completed immediately stops conversion of the selected channel, the channel is powered down, and the corresponding digital filter is turned off. The value in SD16MEMx can change when SD16SC is cleared. It is recommended that the conversion data in SD16MEMx be read prior to clearing SD16SC to avoid reading an invalid result.

## Single Channel, Continuous Conversion

When SD16SNGL $=0$, continuous conversion mode is selected. Conversion of the selected channel begins when SD16SC is set and continues until the SD16SC bit is cleared by software when the channel is not grouped with any other channel.

Clearing SD16SC immediately stops conversion of the selected channel, the channel is powered downs and the corresponding digital filter is turned off. The value in SD16MEMx can change when SD16SC is cleared. It is recommended that the conversion data in SD16MEMx be read prior to clearing SD16SC to avoid reading an invalid result.

Figure 29-7 shows single channel operation for single conversion mode and continuous conversion mode.

Figure 29-7. Single Channel Operation - Example


## Group of Channels, Single Conversion

Consecutive SD16 channels can be grouped together with the SD16GRP bit to synchronize conversions. Setting SD16GRP for a channel groups that channel with the next channel in the module. For example, setting SD16GRP for channel 0 groups that channel with channel 1 . In this case, channel 1 is the master channel, enabling and disabling conversion of all channels in the group with its SD16SC bit. The SD16GRP bit of the master channel is always 0 . The SD16GRP bit of last channel in SD16 has no function and is always 0 .

When SD16SNGL = 1 for a channel in a group, single conversion mode is selected. A single conversion of that channel will occur synchronously when the master channel SD16SC bit is set. The SD16SC bit of all channels in the group will automatically be set and cleared by SD16SC of the master channel. SD16SC for each channel can also be cleared in software independently.

Clearing SD16SC of the master channel before the conversions are completed immediately stops conversions of all channels in the group, the channels are powered down and the corresponding digital filters are turned off. Values in SD16MEMx can change when SD16SC is cleared. It is recommended that the conversion data in SD16MEMx be read prior to clearing SD16SC to avoid reading an invalid result.

## Group of Channels, Continuous Conversion

When SD16SNGL $=0$ for a channel in a group, continuous conversion mode is selected. Continuous conversion of that channel occurs synchronously when the master channel SD16SC bit is set. SD16SC bits for all grouped channels are automatically set and cleared with the master channel's SD16SC bit. SD16SC for each channel in the group can also be cleared in software independently.

When SD16SC of a grouped channel is set by software independently of the master, conversion of that channel automatically synchronizes to conversions of the master channel. This ensures that conversions for grouped channels are always synchronous to the master.

Clearing SD16SC of the master channel immediately stops conversions of all channels in the group the channels are powered down and the corresponding digital filters are turned off. Values in SD16MEMx can change when SD16SC is cleared. It is recommended that the conversion data in SD16MEMx be read prior to clearing SD16SC to avoid reading an invalid result.

Figure 29-8 shows grouped channel operation for three SD16 channels. Channel 0 is configured for single conversion mode, SD16SNGL = 1, and channels 1 and 2 are in continuous conversion mode, SD16SNGL $=0$. Channel two, the last channel in the group, is the master channel. Conversions of all channels in the group occur synchronously to the master channel regardless of when each SD16SC bit is set using software.

Figure 29-8. Grouped Channel Operation - Example


### 29.2.10 Conversion Operation Using Preload

When multiple channels are grouped the SD16PREx registers can be used to delay the conversion time frame for each channel. Using SD16PREx, the decimation time of the digital filter is increased by the specified number of $f_{M}$ clock cycles and can range from 0 to 255 . Figure 29-9 shows an example using SD16PREx.

Figure 29-9. Conversion Delay using Preload - Example


The SD16PREx delay is applied to the beginning of the next conversion cycle after being written. The delay is used on the first conversion after SD16SC is set and on the conversion cycle following each write to SD16PREx. Following conversions are not delayed. After modifying SD16PREx, the next write to SD16PREx should not occur until the next conversion cycle is completed, otherwise the conversion results may be incorrect.

The accuracy of the result for the delayed conversion cycle using SD16PREx is dependent on the length of the delay and the frequency of the analog signal being sampled. For example, when measuring a DC signal, SD16PREx delay has no effect on the conversion result regardless of the duration. The user must determine when the delayed conversion result is useful in their application.

Figure 29-10 shows the operation of grouped channels 0 and 1 . The preload register of channel 1 is loaded with zero resulting in immediate conversion whereas the conversion cycle of channel 0 is delayed by setting SD16PRE0 $=8$. The first channel 0 conversion uses SD16PREx $=8$, shifting all subsequent conversions by $8 \mathrm{f}_{\mathrm{M}}$ clock cycles.

Figure 29-10. Start of Conversion using Preload - Example
SD160SRX $=32$


When channels are grouped, care must be taken when a channel or channels operate in single conversion mode or are disabled in software while the master channel remains active. Each time channels in the group are re-enabled and resynchronized with the master channel, the preload delay for that channel will be reintroduced. Figure 29-11 shows the re-synchronization and preload delays for channels in a group. It is recommended that SD16PREx $=0$ for the master channel to maintain a consistent delay between the master and remaining channels in the group when they are re-enabled.

Figure 29-11.Preload and Channel Synchronization


### 29.2.11 Using the Integrated Temperature Sensor

To use the on-chip temperature sensor, the user selects the analog input pair SD16INCHx = 110 and sets SD16REFON =1. Any other configuration is done as if an external analog input pair was selected, including SD16INTDLY $x$ and SD16GAINx settings. Because the internal reference must be on to use the temperature sensor, it is not possible to use an external reference for the conversion of the temperature sensor voltage. Also, the internal reference will be in contention with any used external reference. In this case, the SD16VMIDON bit may be set to minimize the affects of the contention on the conversion.

The typical temperature sensor transfer function is shown in Figure 29-12. When switching inputs of an SD16 channel to the temperature sensor, adequate delay must be provided using SD16INTDLY x to allow the digital filter to settle and assure that conversion results are valid. The temperature sensor offset error can be large, and may need to be calibrated for most applications. See device-specific data sheet for temperature sensor parameters.

Figure 29-12. Typical Temperature Sensor Transfer Function


### 29.2.12 Interrupt Handling

The SD16 has 2 interrupt sources for each ADC channel:
$\square$ SD16IFG
$\square$ SD160VIFG
The SD16IFG bits are set when their corresponding SD16MEMx memory register is written with a conversion result. An interrupt request is generated if the corresponding SD16IE bit and the GIE bit are set. The SD16 overflow condition occurs when a conversion result is written to any SD16MEMx location before the previous conversion result was read.

## SD16IV, Interrupt Vector Generator

All SD16 interrupt sources are prioritized and combined to source a single interrupt vector. SD16IV is used to determine which enabled SD16 interrupt source requested an interrupt. The highest priority SD16 interrupt request that is enabled generates a number in the SD16IV register (see register description). This number can be evaluated or added to the program counter to automatically enter the appropriate software routine. Disabled SD16 interrupts do not affect the SD16IV value.

Any access, read or write, of the SD16IV register has no effect on the SD160VIFG or SD16IFG flags. The SD16IFG flags are reset by reading the associated SD16MEMx register or by clearing the flags in software. SD160VIF G bits can only be reset with software.

If another interrupt is pending after servicing of an interrupt, another interrupt is generated. For example, if the SD160VIFG and one or more SD16IFG interrupts are pending when the interrupt service routine accesses the SD16IV register, the SD160VIFG interrupt condition is serviced first and the corresponding flag(s) must be cleared in software. After the RETI instruction of the interrupt service routine is executed, the highest priority SD16IFG pending generates another interrupt request.

## Interrupt Delay Operation

The SD16INTDLYx bits control the timing for the first interrupt service request for the corresponding channel. This feature delays the interrupt request for a completed conversion by up to four conversion cycles allowing the digital filter to settle prior to generating an interrupt request. The delay is applied each time the SD16SC bit is set or when the SD16GAINx or SD16INCHx bits for the channel are modified. SD16INTDLYx disables overflow interrupt generation for the channel for the selected number of delay cycles. Interrupt requests for the delayed conversions are not generated during the delay.

## SD16 Interrupt Handling Software Example

The following software example shows the recommended use of SD16IV and the handling overhead. The SD16IV value is added to the PC to automatically jump to the appropriate routine.

The numbers at the right margin show the necessary CPU cycles for each instruction. The software overhead for different interrupt sources includes interrupt latency and return-from-interrupt cycles, but not the task handling itself. The latencies are:

## - SD16OVIFG, CH0 SD16IFG, CH1 SD16IFG <br> CH2 SD16IFG <br> 16 cycles <br> 14 cycles

The interrupt handler for channel 2 SD16IFG shows a way to check immediately if a higher prioritized interrupt occurred during the processing of the ISR. This saves nine cycles if another SD16 interrupt is pending.

```
; Interrupt handler for SD16.
INT_SD16 ; Enter Interrupt Service Routine 6
    ADD &SD16IV,PC; Add offset to PC 3
    RETI ; Vector 0: No interrupt 5
    JMP ADOV ; Vector 2: ADC overflow 2
    JMP ADMO ; Vector 4: CH_O SD16IFG 2
    JMP ADM1 ; Vector 6: CH_1 SD16IFG 2
;
; Handler for CH_2 SD16IFG starts here. No JMP required.
ADM2 MOV &SD16MEM2,xxx ; Move result, flag is reset
                                    ; Other instruction needed?
    JMP INT_SD16 ; Check other int pending 2
; Remaining Handlers
ADM1 MOV &SD16MEM1, xxx ; Move result, flag is reset
    ... Other instruction needed?
    RETI ; Return 5
;
ADMO MOV &SD16MEM0,xxx ; Move result, flag is reset
    RETI ; Return 5
ADOV ... Handle SD16MEMx overfIow
    RETI ; Return 5
```


### 29.3 SD16 Registers

The SD16 registers are listed in Table 29-4:
Table 29-4.SD16 Registers

| Register | Short Form | Register Type | Address | Initial State |
| :---: | :---: | :---: | :---: | :---: |
| SD16 Control | SD16CTL | Read/write | 0100h | Reset with PUC |
| SD16 Interrupt Vector | SD16IV | Read/write | 0110h | Reset with PUC |
| SD16 Channel 0 Control | SD16CCTL0 | Read/write | 0102h | Reset with PUC |
| SD16 Channel 0 Conversion Memory | SD16MEM0 | Read/write | 0112h | Reset with PUC |
| SD16 Channel 0 Input Control | SD16INCTL0 | Read/write | OBOh | Reset with PUC |
| SD16 Channel 0 Preload | SD16PRE0 | Read/write | 0B8h | Reset with PUC |
| SD16 Channel 1 Control | SD16CCTL1 | Read/write | 0104h | Reset with PUC |
| SD16 Channel 1 Conversion Memory | SD16MEM1 | Read/write | 0114h | Reset with PUC |
| SD16 C hannel 1 Input C ontrol | SD16INCTL1 | Read/write | OB1h | Reset with PUC |
| SD16 Channel 1 Preload | SD16PRE1 | Read/write | 0B9h | Reset with PUC |
| SD16 Channel 2 Control | SD16CCTL2 | Read/write | 0106h | Reset with PUC |
| SD16 Channel 2 Conversion Memory | SD16MEM2 | Read/write | 0116h | Reset with PUC |
| SD16 Channel 2 Input C ontrol | SD16INCTL2 | Read/write | OB2h | Reset with PUC |
| SD16 C hannel 2 Preload | SD16PRE2 | Read/write | OBAh | Reset with PUC |

## SD16CTL, SD16 Control Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved |  |  |  |  |  |  | SD16LP |
| r0 | r0 | r0 | r0 | r0 | r0 | r0 | rw-0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SD16DIVx |  | SD16SSELx |  | $\begin{aligned} & \text { SD16 } \\ & \text { VMIDON } \end{aligned}$ | $\begin{aligned} & \text { SD16 } \\ & \text { REFON } \end{aligned}$ | SD160VIE | Reserved |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | r0 |
| Reserved | Bits 15-9 | Reserved |  |  |  |  |  |
| SD16LP | Bit 8 | Low-power mode. This bit selects a reduced-speed reduced-power mode for the SD16. <br> 0 Low-power mode is disabled <br> 1 Low-power mode is enabled. The maximum clock frequency for the SD16 is reduced. |  |  |  |  |  |
| SD16DIVx | $\begin{aligned} & \text { Bits } \\ & 7-6 \end{aligned}$ | $$ |  |  |  |  |  |
| SD16SSELX | Bits <br> 5-4 | $\begin{array}{ll} \text { SD16 cloc } \\ 00 & \text { MCL } \\ 01 & \text { SMC } \\ 10 & \text { ACL } \\ 11 & \text { Exte } \end{array}$ | sel |  |  |  |  |
| SD16 VMIDON | Bit 3 | $V_{\text {MID }}$ buffe <br> 0 Off <br> 1 On |  |  |  |  |  |
| SD16 <br> REFON | Bit 2 | $\begin{array}{ll}\text { R eference } \\ 0 & \text { R efe } \\ 1 & \text { R efe }\end{array}$ | $\text { tor } 0$ ff |  |  |  |  |
| SD160VIE | Bit 1 | SD16 overflow interrupt enable. The GIE bit must also be set to enable the interrupt. |  |  |  |  |  |
| Reserved | Bit 0 | Reserved |  |  |  |  |  |

## SD16CCTLx, SD16 Channel x Control Register



| SD16IFG | Bit 2 | SD16 interrupt flag. SD16IFG is set when new conversion results are available. SD16IFG is automatically reset when the corresponding SD16MEMx register is read, or may be cleared with software. <br> 0 No interrupt pending <br> 1 Interrupt pending |
| :---: | :---: | :---: |
| SD16SC | Bit 1 | SD16 start conversion <br> 0 No conversion start <br> 1 Start conversion |
| SD16GRP | Bit 0 | SD16 group. Groups SD16 channel with next higher channel. Not used for the last channel. <br> 0 Not grouped <br> 1 Grouped |

SD16INCTLx, SD16 Channel x Input Control Register

| 7 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD16INTDLYx |  | SD16GAINX |  |  | SDI6INCHX |  |  |
| $r w-0$ | $r w-0$ |  | $r w-0$ | $r w-0$ |  | $r w-0$ | $r w-0$ |



## SD16ME Mx, SD16 Channel x Conversion Memory Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion Results |  |  |  |  |  |  |  |
| $r$ | r | $r$ | $r$ | r | r | $r$ | $r$ |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Conversion Results |  |  |  |  |  |  |  |
| $r$ | $r$ | $r$ | $r$ | $r$ | r | $r$ | $r$ |
| Conversion |  | Conversion Results. The SD16MEMx register holds the upper or lower 16-bits of the digital filter output, depending on the SD16LSBACC bit. |  |  |  |  |  |
| Result | 15-0 |  |  |  |  |  |  |

## SD16PREx, SD16 Channel x Preload Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Preload Value |  |  |  |  |
| $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ |


| SD16 | Bits | SD16 digital filter preload value. |
| :--- | :--- | :--- |
| Preload  <br> Value $7-0$ |  |  |

## SD16IV, SD16 Interrupt Vector Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | r0 | r0 | r0 | r0 | r0 | r0 | r0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | SD16IVx |  |  |  | 0 |
| ro | r0 | r0 | r-0 | r-0 | r-0 | r-0 | r0 |

SD16IVx $\begin{aligned} & \text { Bits } \\ & 15-0\end{aligned} \quad$ SD16 interrupt vector value
15-0

| SD16IV <br> Contents | Interrupt Source | Interrupt Flag | Interrupt <br> Priority |
| :---: | :--- | :---: | :--- |
| 000 h | No interrupt pending | - |  |
| 002 h | SD16MEMx overflow | SD16CCTLx <br> SD160VIFG $\dagger$ | Highest |
| 004 h | SD16_0 Interrupt | SD16CCTL0 |  |
|  |  | SD16IFG |  |
| 006 h | SD16_1 Interrupt | SD16CCTL1 | SD16IFG | When an SD16 overflow occurs, the user must check all SD16CCTLx SD160VIFG flags to determine which channel overflowed.

## Chapter 30

The SD16_A module is a multichannel 16 -bit sigma-delta analog-to-digital converter (ADC). This chapter describes the SD16_A of the MSP430x4xx family. The SD16_A module is implemented in the MSP430F42x0, MSP430FG42x0, MSP430F47x, MSP430FG47x, MSP430F47x3/4, and MSP430F471xx devices.

## Topic <br> Page

30.1 SD16_A Introduction ..... 30-2
30.2 SD16_A Operation ..... 30-5
30.3 SD16 A Registers ..... 30-22

### 30.1 SD16_A Introduction

The SD16_A module consists of up to seven independent sigma-delta analog-to-digital converters, referred to as channels, and an internal voltage reference. Each channel has up to eight fully differential multiplexed analog input pairs including a built-in temperature sensor and a divided supply voltage. The converters are based on second-order oversampling sigma-delta modulators and digital decimation filters. The decimation filters are comb type filters with selectable oversampling ratios of up to 1024. Additional filtering can be done in software.

Features of the SD16_A include:

- 16-bit sigma-delta architecture
$\square$ Up to seven independent, simultaneously-sampling ADC channels. (The number of channels is device dependent, see the device-specific data sheet.)
- Up to eight multiplexed differential analog inputs per channel (The number of inputs is device dependent, see the device-specific data sheet.)
$\square$ Software selectable on-chip reference voltage generation (1.2 V)
$\square$ Software selectable internal or external reference
$\square$ Built-in temperature sensor accessible by all channels
- Up to $1.1-\mathrm{MHz}$ modulator input frequency
- High impedance input buffer (not implemented on all devices, see the device-specific data sheet)
- Selectable low-power conversion mode

The block diagram of the SD16_A module is shown in Figure 30-1 for the MSP430F47x3/4 and MSP430F471xx. The block diagram of the SD16_A module is shown in Figure 30-2 for the MSP430F42x0, MSP430F47x, MSP 430F G 47x, and MSP430FG $42 x 0$.

Figure 30-1. Block Diagram of the MSP 430F 47x3/4 and MSP430F471xx SD16_A

(

Note: Ax. 1 to Ax. 4 not available on all devices. See device-specific data sheet.

Figure 30-2. Block Diagram of the MSP 430F 42x0, MSP 430F G42x0, MSP430FG 47x, and MSP430F47x SD16_A


### 30.2 SD16_A Operation

The SD16_A module is configured with user software. The setup and operation of the SD16_A is discussed in the following sections.

### 30.2.1 ADC Core

The analog-to-digital conversion is performed by a 1-bit, second-order sigma-delta modulator. A single-bit comparator within the modulator quantizes the input signal with the modulator frequency $f_{M}$. The resulting 1-bit data stream is averaged by the digital filter for the conversion result.

### 30.2.2 Analog Input Range and PGA

The full-scale input voltage range for each analog input pair is dependent on the gain setting of the programmable gain amplifier of each channel. The maximum full-scale range is $\pm \mathrm{V}_{\mathrm{FSR}}$ where $\mathrm{V}_{\mathrm{FSR}}$ is defined by:

$$
V_{F S R}=\frac{V_{R E F} / 2}{G A I N_{P G A}}
$$

For a 1.2 V reference, the maximum full-scale input range for a gain of 1 is:

$$
\pm V_{F S R}=\frac{1.2 \mathrm{~V} / 2}{1}= \pm 0.6 \mathrm{~V}
$$

See the device-specific data sheet for full-scale input specifications.

### 30.2.3 Voltage Reference Generator

The SD16_A module has a built-in 1.2 V reference. It can be used for each SD16_A channel and is enabled by the SD16REFON bit. When using the internal reference an external 100 nF capacitor connected from $\mathrm{V}_{\text {REF }}$ to $\mathrm{AV}_{\mathrm{SS}}$ is recommended to reduce noise. The internal reference voltage can be used off-chip when SD16VMIDON $=1$. The buffered output can provide up to 1 mA of drive. When using the internal reference off-chip, a 470 nF capacitor connected from $\mathrm{V}_{\text {REF }}$ to $\mathrm{AV} \mathrm{SS}_{\mathrm{S}}$ is required. See device-specific data sheet for parameters.

An external voltage reference can be applied to the $\mathrm{V}_{\text {REF }}$ input when SD16REFON and SD16VMIDON are both reset.

### 30.2.4 Auto Power-Down

The SD16_A is designed for low power applications. When the SD16_A is not actively converting, it is automatically disabled and automatically re-enabled when a conversion is started. The reference is not automatically disabled, but can be disabled by setting SD16REFON $=0$. When the SD16_A or reference are disabled, they consume no current.

### 30.2.5 Analog Input Pair Selection

The SD16_A can convert up to 8 differential input pairs multiplexed into the PGA. Up to five analog input pairs (A0-A4) are available externally on the device. A resistive divider to measure the supply voltage is available using the A5 multiplexer input. An internal temperature sensor is available using the A6 multiplexer input.
Input A7 is a shorted connection between the + and - input
pair and can be used to calibrate the offset of the SD16_A input stage. Note that the measured offset depends on the impedance of the external circuitry; thus, the actual offset seen at any of the analog inputs may be different.

## Analog Input Setup

The analog input of each channel is configured using the SD16INCTLx register. These settings can be independently configured for each SD16_A channel.

The SD16INCHx bits select one of eight differential input pairs of the analog multiplexer. The gain for each PGA is selected by the SD16GAINx bits. A total of six gain settings are available.

On some devices SD16AEx bits are available to enable or disable the analog input pin. Setting any SD16AEx bit disables the multiplexed digital circuitry for the associated pin. See the device-specific data sheet for pin diagrams.

During conversion any modification to the SD16INCHx and SD16GAINx bits will become effective with the next decimation step of the digital filter. After these bits are modified, the next three conversions may be invalid due to the settling time of the digital filter. This can be handled automatically with the SD16INTDLYx bits. When SD16INTDLY $=00 \mathrm{~h}$, conversion interrupt requests will not begin until the $4^{\text {th }}$ conversion after a start condition.

On devices implementing the high impedance input buffer it can be enabled using the SD16BUFx bits. The speed settings are selected based on the SD16_A modulator frequency as shown in Table 30-1.

Table 30-1. High Input Impedance Buffer

| SD16BUFx | Buffer | SD16 Modulator Frequency $f_{M}$ |
| :---: | :--- | :---: |
| 00 | Buffer disabled |  |
| 01 | Low speed/current | $f_{M}<200 \mathrm{kHz}$ |
| 10 | Medium speed/current | $200 \mathrm{kHz}<\mathrm{f}_{\mathrm{M}}<700 \mathrm{kHz}$ |
| 11 | High speed/current | $700 \mathrm{kHz}<\mathrm{f}_{\mathrm{M}}<1.1 \mathrm{MHz}$ |

An external RC anti-aliasing filter is recommended for the SD16_A to prevent aliasing of the input signal. The cutoff frequency should be $<10 \mathrm{kHz}$ for a $1-\mathrm{Mhz}$ modulator clock and OSR $=256$. The cutoff frequency may set to a lower frequency for applications that have lower bandwidth requirements.

### 30.2.6 Analog Input Characteristics

The SD16_A uses a switched-capacitor input stage that appears as an impedance to external circuitry as shown in Figure 30-3.

Figure 30-3. Analog Input Equivalent Circuit


When the buffers are used, $R_{S}$ does not affect the sampling frequency $f_{S}$. However, when the buffers are not used or are not present on the device, the maximum modulator frequency $\mathrm{f}_{\mathrm{M}}$ may be calculated from the minimum settling time $\mathrm{t}_{\text {settling }}$ of the sampling circuit given by:
$t_{\text {Setling }} \geq\left(R_{S}+1 k \Omega\right) \times C_{S} \times \ln \left(\frac{G A I N \times 2^{17} \times V_{A x}}{V_{R E F}}\right)$
where
$f_{M}=\frac{1}{2 \times t_{\text {Setling }}}$ and $V_{A x}=\max \left(\left|\frac{A V_{C C}}{2}-V_{S+}\right|,\left|\frac{A V_{C C}}{2}-V_{S-}\right|\right)$,
with $\mathrm{V}_{\mathrm{S}_{+}}$and $\mathrm{V}_{\mathrm{S}_{-}}$referenced to $\mathrm{AV}_{\mathrm{SS}}$.
$C_{S}$ varies with the gain setting as shown in Table 30-2.
Table 30-2.Sampling Capacitance

| PGA Gain | Sampling Capacitance $\mathbf{C}_{\mathbf{s}}$ |
| :---: | :---: |
| 1 | 1.25 pF |
| 2,4 | 2.5 pF |
| 8 | 5 pF |
| 16,32 | 10 pF |

### 30.2.7 Digital Filter

The digital filter processes the 1-bit data stream from the modulator using a $\mathrm{SINC}^{3}$ comb filter. The transfer function is described in the z-Domain by:
$H(z)=\left(\frac{1}{O S R} \times \frac{1-z^{-O S R}}{1-z^{-1}}\right)^{3}$
and in the frequency domain by:
$H(f)=\left[\frac{\operatorname{sinc}(\operatorname{OSR} \pi}{\operatorname{sinc}\left(\pi \frac{f}{f_{M}}\right)}\right]^{3}=\left[\frac{1}{O S R} \times \frac{\sin \left(\operatorname{OSR} \times \pi \times \frac{f}{f_{M}}\right)}{\sin \left(\pi \times \frac{f}{f_{M}}\right)}\right]^{3}$
where the oversampling rate, OSR, is the ratio of the modulator frequency $f_{M}$ to the sample frequency $\mathrm{f}_{\mathrm{s}}$. Figure 30-4 shows the filter's frequency response for an OSR of 32. The first filter notch is at $f_{S}=f_{M} / O S R$. The notch's frequency can be adjusted by changing the modulator's frequency, $f_{M}$, using SD16SSELx and SD16DIVx and the oversampling rate using the SD16OSRx and SD16XOSR bits.

The digital filter for each enabled ADC channel completes the decimation of the digital bit-stream and outputs new conversion results to the corresponding SD16MEMx register at the sample frequency $\mathrm{f}_{\mathrm{s}}$.

Figure 30-4. Comb Filter's Frequency Response with OSR = 32


Figure 30-5 shows the digital filter step response and conversion points. For step changes at the input after start of conversion a setting time must be allowed before a valid conversion result is available. The SD16INTDLYx bits can provide sufficient filter settling time for a full-scale change at the ADC input. If the step occurs synchronously to the decimation of the digital filter the valid data will be available on the third conversion. An asynchronous step will require one additional conversion before valid data is available.

Figure 30-5. Digital Filter Step Response and Conversion Points


## Digital Filter Output

The number of bits output by the digital filter is dependent on the oversampling ratio and ranges from 15 to 30 bits. Figure $30-6$ shows the digital filter output and their relation to SD16MEMx for each OSR, LSBACC, and SD16UNI setting. For example, for OSR $=1024$, LSBACC $=0$, and SD16UNI $=1$, the SD16MEMx register contains bits $28-13$ of the digital filter output. When OSR $=32$, the one (SD16UNI $=0$ ) or two (SD16UNI =1) LSBs are always zero.

The SD16LSBACC and SD16LSBTOG bits give access to the least significant bits of the digital filter output. When SD16LSBACC $=1$ the 16 least significant bits of the digital filter's output are read from SD16MEMx using word instructions. The SD16MEMx register can also be accessed with byte instructions returning only the 8 least significant bits of the digital filter output.

When SD16LSBTOG $=1$ the SD16LSBACC bit is automatically toggled each time SD16MEMx is read. This allows the complete digital filter output result to be read with two reads of SD16MEMx. Setting or clearing SD16LSBTOG does not change SD16LSBACC until the next SD16MEMx access.

Figure 30-6. Used Bits of Digital Filter Output


OSR $=256$, LSBACC $=0$, SD16UNI $=1$

| 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



OSR $=64$, LSBACC $=0$, SD16UNI=1


OSR $=64$, LSBACC $=1$, SD16UNI $=1$


OSR $=64$, LSBACC $=0$, SD16UNI $=0$


OSR $=32$, LSBACC $=x$, SD16UNI $=1$

| 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

OSR $=32$, LSBACC $=x$, SD16UNI $=0$

| 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 30.2.8 Conversion Memory Register: SD16MEMx

One SD16MEMx register is associated with each SD16_A channel. Conversion results are moved to the corresponding SD16MEMx register with each decimation step of the digital filter. The SD16IFG bit is set when new data is written to SD16MEMx. SD16IFG is automatically cleared when SD16MEMx is read by the CPU or may be cleared with software.

## Output Data Format

The output data format is configurable in two's complement, offset binary or unipolar mode as shown in Table 30-3.The data format is selected by the SD16DF and SD16UNI bits.

Table 30-3.Data Format

| SD16UNI | SD16DF | Format | Analog Input | SD16ME Mx ${ }^{\dagger}$ | Digital Filter Output $(O S R=256)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Bipolar Offset Binary | +FSR | FFFF | FFFFFF |
|  |  |  | ZERO | 8000 | 800000 |
|  |  |  | -FSR | 0000 | 000000 |
| 0 | 1 | Bipolar | +FSR | 7FFF | 7FFFFF |
|  |  | Two's | ZERO | 0000 | 000000 |
|  |  | Compliment | -FSR | 8000 | 800000 |
| 1 | 0 | Unipolar | +FSR | FFFF | FFFFFF |
|  |  |  | ZERO | 0000 | 800000 |
|  |  |  | -FSR | 0000 | 000000 |

$\dagger$ Independent of SD16OSRx and SD16XOSR settings; SD16LSBACC $=0$.

## Note: Offset Measurements and Data Format

Any offset measurement done either externally or using the internal differential pair A7 would be appropriate only when the channel is operating under bipolar mode with SD16UNI $=0$.

If the measured value is to be used in the unipolar mode for offset correction it needs to be multiplied by two.

Figure 30-7 shows the relationship between the full-scale input voltage range from $-\mathrm{V}_{\mathrm{FSR}}$ to $+\mathrm{V}_{\mathrm{FSR}}$ and the conversion result. The data formats are illustrated.

Figure 30-7. Input Voltage vs. Digital Output



Unipolar Output


### 30.2.9 Conversion Modes

The SD16_A module can be configured for four modes of operation, listed in Table 30-4. The SD16SNGL and SD16GRP bits for each channel selects the conversion mode.

Table 30-4.Conversion Mode Summary

| SD16SNGL | SD16GRP ${ }^{\dagger}$ | Mode | Operation |
| :---: | :---: | :--- | :--- |
| 1 | 0 | Single channel, <br> Single conversion | A single channel is <br> converted once. |
| 0 | 0 | Single channel, <br> Continuous conversion | A single channel is <br> converted continuously. |
| 1 | 1 | Group of channels, <br> Single conversion | A group of channels is <br> converted once. |
| 0 | 1 | Group of channels, <br> Continuous conversion | A group of channels is <br> converted continuously. |

${ }^{\dagger}$ A channel is grouped and is the master channel of the group when SD16GRP $=0$ if SD16GRP for the prior channel(s) is set. The grouping feature is not present on MSP430F42x0 and MSP430F G42x0 devices.

## Single Channel, Single Conversion

Setting the SD16SC bit of a channel initiates one conversion on that channel when SD16SNGL = 1 and it is not grouped with any other channels. The SD16SC bit will automatically be cleared after conversion completion.

Clearing SD16SC before the conversion is completed immediately stops conversion of the selected channel, the channel is powered down and the corresponding digital filter is turned off. The value in SD16MEMx can change when SD16SC is cleared. It is recommended that the conversion data in SD16MEMx be read prior to clearing SD16SC to avoid reading an invalid result.

## Single Channel, Continuous Conversion

When SD16SNGL $=0$ continuous conversion mode is selected. Conversion of the selected channel will begin when SD16SC is set and continue until the SD16SC bit is cleared by software when the channel is not grouped with any other channel.

Clearing SD16SC immediately stops conversion of the selected channel, the channel is powered down and the corresponding digital filter is turned off. The value in SD16MEMx can change when SD16SC is cleared. It is recommended that the conversion data in SD16MEMx be read prior to clearing SD16SC to avoid reading an invalid result.

Figure 30-8 shows single channel operation for single conversion mode and continuous conversion mode.

Figure 30-8. Single Channel Operation - Example


## Group of Channels, Single Conversion

Consecutive SD16_A channels can be grouped together with the SD16GRP bit to synchronize conversions. Setting SD16GRP for a channel groups that channel with the next channel in the module. For example, setting SD16GRP for channel 0 groups that channel with channel 1 . In this case, channel 1 is the master channel, enabling and disabling conversion of all channels in the group with its SD16SC bit. The SD16GRP bit of the master channel is always 0 . The SD16GRP bit of last channel in SD16_A has no function and is always 0 .

When SD16SNGL = 1 for a channel in a group, single conversion mode is selected. A single conversion of that channel will occur synchronously when the master channel SD16SC bit is set. The SD16SC bit of all channels in the group will automatically be set and cleared by SD16SC of the master channel. SD16SC for each channel can also be cleared in software independently.

Clearing SD16SC of the master channel before the conversions are completed immediately stops conversions of all channels in the group, the channels are powered down and the corresponding digital filters are turned off. Values in SD16MEMx can change when SD16SC is cleared. It is recommended that the conversion data in SD16MEMx be read prior to clearing SD16SC to avoid reading an invalid result.

## Group of Channels, Continuous Conversion

When SD16SNGL =0 for a channel in a group, continuous conversion mode is selected. Continuous conversion of that channel will occur synchronously when the master channel SD16SC bit is set. SD16SC bits for all grouped channels will be automatically set and cleared with the master channel's SD16SC bit. SD16SC for each channel in the group can also be cleared in software independently.

When SD16SC of a grouped channel is set by software independently of the master, conversion of that channel will automatically synchronize to conversions of the master channel. This ensures that conversions for grouped channels are always synchronous to the master.

Clearing SD16SC of the master channel immediately stops conversions of all channels in the group the channels are powered down and the corresponding digital filters are turned off. Values in SD16MEMx can change when SD16SC is cleared. It is recommended that the conversion data in SD16MEMx be read prior to clearing SD16SC to avoid reading an invalid result.

Figure 30-9 shows grouped channel operation for three SD16_A channels. Channel 0 is configured for single conversion mode, SD16SNGL = 1, and channels 1 and 2 are in continuous conversion mode, SD16SNGL $=0$. Channel two, the last channel in the group, is the master channel. Conversions of all channels in the group occur synchronously to the master channel regardless of when each SD16SC bit is set using software.

Figure 30-9. Grouped Channel Operation - Example


### 30.2.10 Conversion Operation Using Preload

When multiple channels are grouped the SD16PREx registers can be used to delay the conversion time frame for each channel. Using SD16PREx, the decimation time of the digital filter is increased by the specified number of $f_{M}$ clock cycles and can range from 0 to 255 . Figure $30-10$ shows an example using SD16PREx.

Figure 30-10. Conversion Delay using Preload - Example

## SD160SRX = 32



The SD16PREx delay is applied to the beginning of the next conversion cycle after being written. The delay is used on the first conversion after SD16SC is set and on the conversion cycle following each write to SD16PREx. Following conversions are not delayed. After modifying SD16PREx, the next write to SD16PREx should not occur until the next conversion cycle is completed, otherwise the conversion results may be incorrect.

The accuracy of the result for the delayed conversion cycle using SD16PREx is dependent on the length of the delay and the frequency of the analog signal being sampled. For example, when measuring a DC signal, SD16PREx delay has no effect on the conversion result regardless of the duration. The user must determine when the delayed conversion result is useful in their application.

Figure $30-11$ shows the operation of grouped channels 0 and 1 . The preload register of channel 1 is loaded with zero resulting in immediate conversion whereas the conversion cycle of channel 0 is delayed by setting SD16PRE0 $=8$. The first channel 0 conversion uses SD16PREx $=8$, shifting all subsequent conversions by $8 \mathrm{f}_{\mathrm{M}}$ clock cycles.

Figure 30-11.Start of Conversion using Preload - Example

## SD160SRx = 32



When channels are grouped, care must be taken when a channel or channels operate in single conversion mode or are disabled in software while the master channel remains active. Each time channels in the group are re-enabled and re-synchronize with the master channel, the preload delay for that channel will be reintroduced. Figure 30-12 shows the re-synchronization and preload delays for channels in a group. It is recommended that SD16PREx $=0$ for the master channel to maintain a consistent delay between the master and remaining channels in the group when they are re-enabled.

Figure 30-12. Preload and Channel Synchronization


### 30.2.11 Using the Integrated Temperature Sensor

To use the on-chip temperature sensor, the user selects the analog input pair SD16INCHx =110 and sets SD16REFON =1. Any other configuration is done as if an external analog input pair was selected, including SD16INTDLY $x$ and SD16GAINx settings. Because the internal reference must be on to use the temperature sensor, it is not possible to use an external reference for the conversion of the temperature sensor voltage. Also, the internal reference will be in contention with any used external reference. In this case, the SD16VMIDON bit may be set to minimize the affects of the contention on the conversion.

The typical temperature sensor transfer function is shown in Figure 30-13. When switching inputs of an SD16_A channel to the temperature sensor, adequate delay must be provided using SD16INTDLY x to allow the digital filter to settle and assure that conversion results are valid. The temperature sensor offset error can be large, and may need to be calibrated for most applications. See device-specific data sheet for temperature sensor parameters.

Figure 30-13. Typical Temperature Sensor Transfer Function


### 30.2.12 Interrupt Handling

The SD16_A has 2 interrupt sources for each ADC channel:
$\square$ SD16IFG

- SD160VIFG

The SD16IFG bits are set when their corresponding SD16MEMx memory register is written with a conversion result. An interrupt request is generated if the corresponding SD16IE bit and the GIE bit are set. The SD16_A overflow condition occurs when a conversion result is written to any SD16MEMx location before the previous conversion result was read.

## SD16IV, Interrupt Vector Generator

All SD16_A interrupt sources are prioritized and combined to source a single interrupt vector. SD16IV is used to determine which enabled SD16_A interrupt source requested an interrupt. The highest priority SD16_A interrupt request that is enabled generates a number in the SD16IV register (see register description). This number can be evaluated or added to the program counter to automatically enter the appropriate software routine. Disabled SD16_A interrupts do not affect the SD16IV value.

Any access, read or write, of the SD16IV register has no effect on the SD160VIFG or SD16IFG flags. The SD16IFG flags are reset by reading the associated SD16MEMx register or by clearing the flags in software. SD160VIFG bits can only be reset with software.

If another interrupt is pending after servicing of an interrupt, another interrupt is generated. For example, if the SD160VIFG and one or more SD16IFG interrupts are pending when the interrupt service routine accesses the SD16IV register, the SD160VIFG interrupt condition is serviced first and the corresponding flag(s) must be cleared in software. After the RETI instruction of the interrupt service routine is executed, the highest priority SD16IFG pending generates another interrupt request.

## Interrupt Delay Operation

The SD16INTDLYx bits control the timing for the first interrupt service request for the corresponding channel. This feature delays the interrupt request for a completed conversion by up to four conversion cycles allowing the digital filter to settle prior to generating an interrupt request. The delay is applied each time the SD16SC bit is set or when the SD16GAINx or SD16INCHx bits for the channel are modified. SD16INTDLYx disables overflow interrupt generation for the channel for the selected number of delay cycles. Interrupt requests for the delayed conversions are not generated during the delay.

## SD16_A Interrupt Handling Software Example

The following software example shows the recommended use of SD16IV and the handling overhead. The SD16IV value is added to the PC to automatically jump to the appropriate routine.

The numbers at the right margin show the necessary CPU cycles for each instruction. The software overhead for different interrupt sources includes interrupt latency and return-from-interrupt cycles, but not the task handling itself. The latencies are:

```
SD16OVIFG,CH0 SD16IFG,CH1 SD16IFG 16 cycles
\square CH2 SD16IFG
14 cycles
```

The interrupt handler for channel 2 SD16IFG shows a way to check immediately if a higher prioritized interrupt occurred during the processing of the ISR. This saves nine cycles if another SD16_A interrupt is pending.

```
; Interrupt handler for SD16_A.
INT_SD16 ; Enter Interrupt Service Routine 6
    ADD &SD16IV,PC; Add offset to PC 3
    RETI ; Vector 0: No interrupt 5
    JMP ADOV ; Vector 2: ADC overflow 2
    JMP ADMO ; Vector 4: CH_0 SD16IFG 2
    JMP ADM1 ; Vector 6: CH_1 SD16IFG 2
;
; Handler for CH_2 SD16IFG starts here. No JMP required.
ADM2 MOV &SD16MEM2,xxx ; Move result, flag is reset
    ; Other instruction needed?
    JMP INT_SD16 ; Check other int pending 2
; Remaining Handlers
ADM1 MOV &SD16MEM1,xxx ; Move result, flag is reset
    ... ; Other instruction needed?
    RETI ; Return 5
ADMO MOV &SD16MEMO,xxx ; Move result, flag is reset
    RETI ; Return 5
ADOV ... Handle SD16MEMx overfIow
    RETI ; Return 5
```


### 30.3 SD16_A Registers

The SD16_A registers are listed in Table 30-5 (registers for channels not implemented are unavailable; see the device-specific data sheet):

Table 30-5.SD16_A Registers

| Register | Short Form | Register Type | Address | Initial State |
| :---: | :---: | :---: | :---: | :---: |
| SD16_A Control | SD16CTL | Read/write | 0100h | Reset with PUC |
| SD16_A Interrupt Vector | SD16IV | Read/write | 0110h | Reset with PUC |
| SD16_A Analog Enable ${ }^{\dagger}$ | SD16AE | Read/write | 0B7h | Reset with PUC |
| SD16_A Channel 0 Control | SD16CCTL0 | Read/write | 0102h | Reset with PUC |
| SD16_A Channel 0 Conversion Memory | SD16MEM0 | Read/write | 0112h | Reset with PUC |
| SD16_A Channel 0 Input Control | SD16INCTL0 | Read/write | OB0h | Reset with PUC |
| SD16_A Channel 0 Preload | SD16PRE0 | Read/write | 0B8h | Reset with PUC |
| SD16_A Channel 1 Control | SD16CCTL1 | Read/write | 0104h | Reset with PUC |
| SD16_A Channel 1 Conversion Memory | SD16MEM1 | Read/write | 0114h | Reset with PUC |
| SD16_A Channel 1 Input Control | SD16INCTL1 | Read/write | OB1h | Reset with PUC |
| SD16_A Channel 1 Preload | SD16PRE1 | Read/write | OB9h | Reset with PUC |
| SD16_A Channel 2 Control | SD16CCTL2 | Read/write | 0106h | Reset with PUC |
| SD16_A Channel 2 Conversion Memory | SD16MEM2 | Read/write | 0116h | Reset with PUC |
| SD16_A Channel 2 Input Control | SD16INCTL2 | Read/write | OB2h | Reset with PUC |
| SD16_A Channel 2 Preload | SD16PRE2 | Read/write | OBAh | Reset with PUC |
| SD16_A Channel 3 Control | SD16CCTL3 | Read/write | 0108h | Reset with PUC |
| SD16_A Channel 3 Conversion Memory | SD16MEM3 | Read/write | 0118h | Reset with PUC |
| SD16_A Channel 3 Input Control | SD16INCTL3 | Read/write | OB3h | Reset with PUC |
| SD16_A Channel 3 Preload | SD16PRE3 | Read/write | OBBh | Reset with PUC |
| SD16_A Channel 4 Control | SD16CCTL4 | Read/write | 010Ah | Reset with PUC |
| SD16_A Channel 4 Conversion Memory | SD16MEM4 | Read/write | 011Ah | Reset with PUC |
| SD16_A Channel 4 Input C ontrol | SD16INCTL4 | Read/write | OB4h | Reset with PUC |
| SD16_A Channel 4 Preload | SD16PRE4 | Read/write | OBCh | Reset with PUC |
| SD16_A Channel 5 Control | SD16CCTL5 | Read/write | 010Ch | Reset with PUC |
| SD16_A Channel 5 Conversion Memory | SD16MEM5 | Read/write | 011Ch | Reset with PUC |
| SD16_A Channel 5 Input C ontrol | SD16INCTL5 | Read/write | OB5h | Reset with PUC |
| SD16_A Channel 5 Preload | SD16PRE5 | Read/write | OBDh | Reset with PUC |
| SD16_A Channel 6 Control | SD16CCTL6 | Read/write | 010Eh | Reset with PUC |
| SD16_A Channel 6 Conversion Memory | SD16MEM6 | Read/write | 011Eh | Reset with PUC |
| SD16_A Channel 6 Input C ontrol | SD16INCTL6 | Read/write | OB6h | Reset with PUC |
| SD16_A Channel 6 Preload | SD16PRE6 | Read/write | OBEh | Reset with PUC |

[^12]
## SD16CTL, SD16_A C ontrol Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved |  |  |  | SD16XDIVx |  |  | SD16LP |
| r0 | r0 | r0 | r0 | rw-0 | rw-0 | rw-0 | rw-0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SD16DIVx |  | SD16SSELx |  | $\begin{gathered} \text { SD16 } \\ \text { VMIDON } \end{gathered}$ | $\begin{gathered} \text { SD16 } \\ \text { REFON } \end{gathered}$ | SD160VIE | Reserved |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | r0 |


| Reserved | Bits | Reserved |
| :--- | :--- | :--- |
|  | $15-12$ |  |

SD16XDIVx Bits SD16_A clock divider
11-9 000 /1
001 /3
$010 / 16$
011 /48
1xx Reserved
SD16LP Bit 8 Low-power mode. This bit selects a reduced-speed reduced-power mode
0 Low-power mode is disabled
1 Low-power mode is enabled. The maximum clock frequency for the SD16_A is reduced.

SD16DIVx Bits SD16_A clock divider
7-6 $00 \quad \overline{1}$
01 /2
$10 \quad / 4$
$11 / 8$
SD16SSELx Bits SD16_A clock source select
5-4 00 MCLK
01 SMCLK
10 ACLK
11 External TACLK
SD16 Bit $3 \quad V_{\text {MID }}$ buffer on
VMIDON O Off
1 On
SD16 Bit 2 Reference generator on
REFON 0 Reference off
1 Reference on
SD160VIE Bit 1 SD16_A overflow interrupt enable. The GIE bit mustalso be set to enable the interrupt.
0 Overflow interrupt disabled
1 Overflow interrupt enabled
Reserved Bit 0 Reserved

## SD16CCTLx, SD16_A Channel x Control Register



| $\begin{aligned} & \text { SD16 } \\ & \text { LSBACC } \end{aligned}$ | Bit 6 | LSB access. This bit allows access to the upper or lower 16-bits of the SD16_A conversion result. <br> $0 \quad \bar{S} D 16 M E M x$ contains the most significant 16-bits of the conversion. <br> 1 SD16MEMx contains the least significant 16-bits of the conversion. |
| :---: | :---: | :---: |
| SD160VIFG | Bit 5 | SD16_A overflow interrupt flag <br> 0 No overflow interrupt pending <br> 1 Overflow interrupt pending |
| SD16DF | Bit 4 | SD16 A data format <br> 0 Offset binary <br> 1 2's complement |
| SD16IE | Bit 3 | SD16_A interrupt enable <br> 0 Disabled <br> 1 Enabled |
| SD16IFG | Bit 2 | SD16_A interrupt flag. SD16IFG is set when new conversion results are available. SD16IFG is automatically reset when the corresponding SD16MEMx register is read, or may be cleared with software. <br> 0 No interrupt pending <br> 1 Interrupt pending |
| SD16SC | Bit 1 | SD16 A start conversion 0 No conversion start 1 Start conversion |
| SD16GRP | Bit 0 | SD16_A group. Groups SD16_A channel with next higher channel. Not used for the last channel. <br> Reserved in MSP430F42x0, MSP430FG 42x0, MSP430F47x, and MSP430F G47x devices. <br> 0 Not grouped <br> 1 Grouped |

## SD16INCTLx, SD16_A Channel x Input Control Register


${ }^{\dagger}$ Ax. 1 to Ax. 4 not available on all devices. See device-specific data sheet.
$\ddagger$ Applies to MSP430F42x0, MSP430FG 42x0, MSP430FG47x, and MSP 430F47x devices

## SD16ME Mx, SD16_A Channel x Conversion Memory Register



SD16PREx, SD16_A Channel x Preload Register
(Not present on MS P430F42x0, MSP430F G42x0, MSP430FG47x and MSP430F47x)


## SD16AE, SD16_A Analog Input Enable Register (Present on MSP430F42x0, MSP430FG42x0, MSP430FG47x, and MSP430F47x)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD16AE7 | SD16AE6 | SD16AE5 | SD16AE4 | SD16AE3 | SD16AE2 | SD16AE1 | SD16AE0 |
| $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ | $r w-0$ |


| SD16AEx | Bits | SD16_A analog enable |  |
| :--- | :--- | :--- | :--- |
| $7-0$ | 0 | External input disabled. Negative inputs are internally connected to |  |
|  |  |  |  |
|  |  | VSS. | External input enabled. |

## SD16IV, SD16_A Interrupt Vector Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | r0 | ro | r0 | r0 | ro | ro | r0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | SD16IVx |  |  |  | 0 |
| r0 | r0 | r0 | r-0 | $r-0$ | r-0 | r-0 | r0 |

## SD16IVx Bits SD16_A interrupt vector value 15-0

| SD16IV Contents | Interrupt Source | Interrupt Flag | Interrupt Priority |
| :---: | :---: | :---: | :---: |
| 000h | No interrupt pending | - |  |
| 002h | SD16MEMx overflow | $\begin{aligned} & \text { SD16CCTLX } \\ & \text { SD160VIFG } \end{aligned}$ | Highest |
| 004h | SD16_A Channel 0 Interrupt | $\begin{aligned} & \text { SD16CCTL0 } \\ & \text { SD16IFG } \end{aligned}$ |  |
| 006h | SD16_A Channel 1 Interrupt | $\begin{gathered} \text { SD16CCTL1 } \\ \text { SD16IFG } \end{gathered}$ |  |
| 008h | SD16_A Channel 2 Interrupt | $\begin{aligned} & \text { SD16CCTL2 } \\ & \text { SD16IFG } \end{aligned}$ |  |
| 00Ah | SD16_A Channel 3 Interrupt | $\begin{aligned} & \text { SD16CCTL3 } \\ & \text { SD16IFG } \end{aligned}$ |  |
| 00Ch | SD16_A Channel 4 Interrupt | $\begin{gathered} \text { SD16CCTL4 } \\ \text { SD16IFG } \end{gathered}$ |  |
| 00Eh | SD16_A Channel 5 Interrupt | $\begin{aligned} & \text { SD16CCTL5 } \\ & \text { SD16IFG } \end{aligned}$ |  |
| 010h | SD16_A Channel 6 Interrupt | $\begin{gathered} \text { SD16CCTL6 } \\ \text { SD16IFG } \end{gathered}$ | Lowest |

When an SD16_A overflow occurs, the user must check all SD16CCTLx SD160VIFG flags to determine which channel overflowed.

## Chapter 31

The DAC12 module is a 12-bit voltage-output digital-to-analog converter (DAC). This chapter describes the DAC12. Two DAC12 modules are implemented in the MSP 430FG43x, MSP 430F G461x, and MSP 430F G47x devices. One DAC12 module is implemented in the MSP430x42x0 and MSP 430F47x devices.
Topic Page
31.1 DAC 12 Introduction ..... 31-2
31.2 DAC 12 Operation ..... 31-6
31.3 DAC 12 Registers ..... 31-13

### 31.1 DAC 12 Introduction

The DAC12 module is a 12-bit voltage-output DAC. The DAC12 can be configured in 8 -bit or 12 -bit mode and may be used in conjunction with the DMA controller. When multiple DAC12 modules are present, they may be grouped together for synchronous update operation.

Features of the DAC 12 include:

- 12-bit monotonic output
- 8-bit or 12-bit voltage output resolution
$\square$ Programmable settling time vs power consumption
- Internal or external reference selection
- Straight binary or 2 s compliment data format
- Self-calibration option for offset correction
- Synchronized update capability for multiple DAC12s


## Note: Multiple DAC12 Modules

Some devices may integrate more than one DAC12 module. When more than one DAC12 is present on a device, the multiple DAC12 modules operate identically.
Throughout this chapter, nomenclature appears such as DAC12_xDAT or DAC12_xCTL to describe register names. When this occurs, the $-x$ is used to indicate which DAC12 module is being discussed. In cases where operation is identical, the register is simply referred to as DAC12_xCTL.

The block diagram of the two DAC12 modules in the MSP430FG43x, MSP 430F G47x, and MSP430FG461x devices is shown in Figure 31-1. The block diagram for the DAC12 module in the MSP 430x42x0 and MSP 430F47x devices is shown in Figure 31-2.

Figure 31-1. DAC12 Block Diagram


Figure 31-2. DAC12 Block Diagram For MSP 430Fx42x0 and MSP 430F 47x Devices


Figure 31-3. DAC12 Block Diagram For MSP430FG47x Devices


### 31.2 DAC12 Operation

The DAC12 module is configured with user software. The setup and operation of the DAC12 is discussed in the following sections.

### 31.2.1 DAC 12 Core

The DAC12 can be configured to operate in 8 -bit or 12-bit mode using the DAC12RES bit. The full-scale output is programmable to be $1 x$ or $3 x$ the selected reference voltage via the DAC12IR bit. This feature allows the user to control the dynamic range of the DAC12. The DAC12DF bit allows the user to select between straight binary data and 2 s compliment data for the DAC. When using straight binary data format, the formula for the output voltage is given in Table 31-1.

Table 31-1.DAC12 Full-Scale Range ( $\mathrm{Vref}=\mathrm{V}_{\text {eREF }}+$ or $\mathrm{V}_{\text {REF }}+$ )

| Resolution | DAC12RES | DAC 12IR | Output Voltage Formula |
| :---: | :---: | :---: | :---: |
| 12 bit | 0 | 0 | $\text { Vout }=\text { Vref } \times 3 \times \frac{\text { DAC } 12 \ldots \text { _DAT }}{4096}$ |
| 12 bit | 0 | 1 | $\text { Vout }=\text { Vref } \times \frac{\text { DAC } 12 \times x \text { DAT }}{4096}$ |
| 8 bit | 1 | 0 | $\text { Vout }=\text { Vref } \times 3 \times \frac{\text { DAC12_xDAT }}{256}$ |
| 8 bit | 1 | 1 | $\text { Vout }=\text { Vref } \times \frac{\text { DAC12_xDAT }}{256}$ |

In 8-bit mode the maximum useable value for DAC12_xDAT is $0 F F h$, and in 12-bit mode the maximum useable value for DAC12_xDAT is OFFFh. Values greater than these may be written to the register, but all leading bits are ignored.

Note: Using the DAC 12IR $=0$
The maximum DAC12 output voltage (full scale) is limited to AVcc . Using the equation of Table 31-1 (DAC12IR $=0$ ), this leads to Vref $\leq \mathrm{AVcc} / 3$.

## DAC 12 Port Selection

On MSP430FG43x and MSP430FG461x devices, the DAC12 outputs are multiplexed with the port P6 pins and ADC12 analog inputs, and also the VeREF + and P5.1/S0/A12 pins. When DAC12AMP $x>0$, the DAC12 function is automatically selected for the pin, regardless of the state of the associated PxSELx and PxDIRx bits. The DAC12OPS bit selects between the P6 pins and the VeREF+ and P5.1 pins for the DAC outputs. For example, when DAC12OPS $=0$, DAC12_0 outputs on P6.6 and DAC12_1 outputs on P6.7. When DAC12OPS $=1$, DAC12_0 outputs on VeREF + and DAC12_1 outputs on P5.1. See the port pin schematic in the device-specific data sheet for more details.

On MSP430x42x0 devices, the DAC12 output is multiplexed with the port P1.4/A3- pin. In this case, the DAC12OPS bit selects the DAC function for the pin. See the port pin schematic in the device-specific data sheet for more details.

On MSP 430FG47x devices, the DAC12 output is multiplexed with the port pins P1.6/OA0I0/A2-/DAC0 (DAC12_0) and P1.4/TBCLK/SMCLK/A3-/ OA1I0/DAC1 (DAC12_1). The DAC12OPS bit selects the DAC12 function for the pin. See the port pin schematic in the device-specific data sheet for more details.

### 31.2.2 DAC12 Reference

On MSP430FG43x and MSP430FG461x devices, the reference for the DAC12 is configured to use either an external reference voltage or the internal $1.5-\mathrm{V} / 2.5-\mathrm{V}$ reference from the ADC12 module with the DAC12SREFx bits. When DAC12SREFx $=\{0,1\}$ the $V_{R E F}+$ signal is used as the reference, and when DAC12SREFx $=\{2,3\}$ the $\mathrm{Ve}_{\text {REF }+}$ signal is used as the reference.

On MSP430F x42x0 and MSP430FG47x devices, the reference for the DAC12 is configured to use $\mathrm{AV}_{\mathrm{CC}}$, an external reference voltage, or the $1.2-\mathrm{V}$ reference from the SD16 module with the DAC12SREFx bits. When DAC12SREFx $=\{0,1\} \quad A V_{C C}$ is used as the reference, and when DAC12SREFX $=\{2,3\}$ the $V_{\text {REF }}$ signal is used as the reference.

To use an ADC internal reference, it must be enabled and configured via the applicable ADC control bits.

Note: Using the SD16 Reference Voltage in the MSP430Fx42x0 and MSP430FG 47x Devices
If the DAC12 module uses the SD16 voltage reference, the reference voltage buffer of the SD16 module must be enabled (SD16VMIDON =1).

## DAC12 Reference Input and Voltage Output Buffers

The reference input and voltage output buffers of the DAC12 can be configured for optimized settling time vs power consumption. Eight combinations are selected using the DAC12AMPx bits. In the low/low setting, the settling time is the slowest, and the current consumption of both buffers is the lowest. The medium and high settings have faster settling times, but the current consumption increases. See the device-specific data sheet for parameters.

### 31.2.3 Updating the DAC 12 Voltage Output

The DAC12_xDAT register can be connected directly to the DAC12 core or double buffered. The trigger for updating the DAC12 voltage output is selected with the DAC12LSELx bits.

When DAC12LSELx $=0$ the data latch is transparent and the DAC12_xDAT register is applied directly to the DAC12 core. the DAC12 output updates immediately when new DAC12 data is written to the DAC12_xDAT register, regardless of the state of the DAC12ENC bit.

When DAC12LSELx $=1$, DAC12 data is latched and applied to the DAC12 core after new data is written to DAC12_xDAT. When DAC12LSELx $=2$ or 3, data is latched on the rising edge from the Timer_A CCR1 output or Timer_B CCR 2 output respectively. DAC12ENC must be set to latch the new data when DAC12LSELx >0.

### 31.2.4 DAC12_xDAT Data Format

The DAC12 supports both straight binary and 2s compliment data formats. When using straight binary data format, the full-scale output value is OFFFh in 12-bit mode (0FFh in 8-bit mode) (see Figure 31-4).

Figure 31-4. Output Voltage vs DAC12 Data, 12-Bit, Straight Binary Mode


When using 2 s compliment data format, the range is shifted such that a DAC12_xDAT value of 0800 h ( 0080 h in 8 -bit mode) results in a zero output voltage, 0000 h is the mid-scale output voltage, and 07FFh (007Fh for 8 -bit mode) is the full-scale voltage output (see Figure 31-5).

Figure 31-5. Output Voltage vs DAC12 Data, 12-Bit, 2s Compliment Mode


### 31.2.5 DAC 12 Output Amplifier Offset Calibration

The offset voltage of the DAC12 output amplifier can be positive or negative. When the offset is negative, the output amplifier attempts to drive the voltage negative but cannot do so. The output voltage remains at zero until the DAC 12 digital input produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 31-6.

Figure 31-6. Negative Offset


When the output amplifier has a positive offset, a digital input of zero does not result in a zero output voltage. The DAC12 output voltage reaches the maximum output level before the DAC12 data reaches the maximum code (see Figure 31-7).

Figure 31-7. Positive Offset


The DAC12 has the capability to calibrate the offset voltage of the output amplifier. Setting the DAC12CALON bit initiates the offset calibration. The calibration should complete before using the DAC12. When the calibration is complete, the DAC12CALON bit is automatically reset. The DAC12AMPx bits should be configured before calibration. For best calibration results, port and CPU activity should be minimized during calibration.

### 31.2.6 Grouping Multiple DAC12 Modules

Multiple DAC12s can be grouped together with the DAC12GRP bit to synchronize the update of each DAC12 output. Hardware ensures that all DAC12 modules in a group update simultaneously independent of any interrupt or NMI event.

On the MSP430FG43x, MSP430FG47x and MSP430FG461x devices, DAC12_0 and DAC12_1 are grouped by setting the DAC12GRP bit of DAC12_0. The DAC12GRP bit of DAC12_1 is don't care. When DAC12_0 and DAC12_1 are grouped:

The DAC12_0 DAC12LSELx bits select the update trigger for both DACs

- The DAC12LSELx bits for both DACs must be $>0$
- The DAC12ENC bits of both DACs must be set to 1

When DAC12_0 and DAC12_1 are grouped, both DAC12_xDAT registers must be written to before the outputs update - even if data for one or both of the DACs is not changed. Figure 31-8 shows a latch-update timing example for grouped DAC12_0 and DAC12_1.

When DAC12_0 DAC12GRP $=1$ and both DAC12_x DAC12LSELx $>0$ and either DAC12ENC $=0$, neither DAC12 will update.

Figure 31-8. DAC12 Group Update Example, Timer_A3 Trigger


Note: DAC12 Settling Time
The DMA controller is capable of transferring data to the DAC12 faster than the DAC12 output can settle. The user must assure the DAC12 settling time is not violated when using the DMA controller. See the device-specific data sheet for parameters.

### 31.2.7 DAC 12 Interrupts

The DAC12 interrupt vector is shared with the DMA controller on some devices (see device-specific data sheet for interrupt assignment). In this case, software must check the DAC12IFG and DMAIFG flags to determine the source of the interrupt.

The DAC12IFG bit is set when DAC12LSELx $>0$ and DAC12 data is latched from the DAC 12_xDAT register into the data latch. When DAC $12 \mathrm{LSELx}=0$, the DAC12IFG flag is not set.

A set DAC12IFG bit indicates that the DAC12 is ready for new data. If both the DAC12IE and GIE bits are set, the DAC12IFG generates an interrupt request. The DAC12IF G flag is not reset automatically. It must be reset by software.

### 31.3 DAC 12 Registers

The DAC12 registers are listed in Table 31-2.
Table 31-2.DAC 12 Registers

| Register | Short Form | Register Type | Address | Initial State |
| :--- | :--- | :--- | :--- | :--- |
| DAC12_0 control | DAC12_0CTL | Read/write | 01C0h | Reset with POR |
| DAC12_0 data | DAC12_0DAT | Read/write | 01C 8 h | Reset with POR |
| DAC12_1 control | DAC12_1CTL | Read/write | 01C2h | Reset with POR |
| DAC12_1 data | DAC12_1DAT | Read/write | 01CAh | Reset with POR |

## DAC12_xCTL, DAC 12 Control Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC 120PS | DAC12SREFX |  | DAC12RES | DAC12LSELX |  | $\begin{aligned} & \text { DAC12 } \\ & \text { CALON } \end{aligned}$ | DAC12IR |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DAC12AMPx |  |  | DAC 12DF | DAC 12IE | DAC 12IFG | DAC12ENC | $\begin{gathered} \text { DAC12 } \\ \text { GRP } \end{gathered}$ |
| rw-(0) | rw-(0) rw-(0) |  | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| Modifiable only when DAC12ENC $=0$ |  |  |  |  |  |  |  |


| DAC 120PS | Bit 15 | DAC12 output select <br> MSP 430F G 43x and MSP 430FG461x Devices: <br> $0 \quad$ DAC12_0 output on P6.6, DAC12_1 output on P6.7 <br> 1 DAC12-0 output on VeREF + , DAC 12 _1 output on P5.1 <br> MSP430Fx42̄x0 Devices: <br> 0 DAC12_0 output not available external to the device <br> 1 DAC12-0 output available internally and externally. <br> MSP430F G47̄x Devices: <br> 0 DAC12_x output not available external to the device <br> 1 DAC 12_x output available internally and externally. |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { DAC12 } \\ & \text { SREFX } \end{aligned}$ | $\begin{aligned} & \text { Bits } \\ & 14-13 \end{aligned}$ | DAC12 select reference voltage <br> MSP430FG43x and MSP430FG 461x Devices: <br> 00 VREF+ <br> 01 VREF+ <br> 10 Ve Ref+ <br> 11 Ve REF + <br> MSP430F $\times 42 \times 0$ and MSP430FG47x Devices: <br> 00 AV CC <br> 01 AVCC <br> $10 \mathrm{~V}_{\text {REF }}$ (internal from SD16_A or external) <br> $11 \mathrm{~V}_{\text {REF }}$ (internal from SD16_A or external) |
| DAC12RES | Bit 12 | DAC12 resolution select 0 12-bit resolution <br> 1 8-bit resolution |


| $\begin{aligned} & \text { DAC } 12 \\ & \text { LSELx } \end{aligned}$ | $\begin{aligned} & \text { Bits } \\ & 11-10 \end{aligned}$ | DAC12 load select. Selects the load trigger must be set for the DAC to update, except 00 DAC12 latch loads when DAC12 xDA <br> 01 DAC12 latch loads when DAC12 when all DAC 12_xDAT registers in the <br> $\begin{array}{ll}10 & \text { Rising edge of Timer_A.OUT1 (TA1) } \\ 11 & \text { Rising edge of Timer_B.OUT2 (TB2) }\end{array}$ | the DAC12 latch. DAC12ENC hen DAC12LSELX $=0$. <br> written (DAC12ENC is ignored) T written, or, when grouped, group have been written. |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { DAC12 } \\ & \text { CALON } \end{aligned}$ | Bit 9 | DAC12 calibration on. This bit initiates the DAC12 offs et calibration sequence and is automatically reset when the calibration completes. <br> 0 Calibration is not active <br> 1 Initiate calibration/calibration in progress |  |
| DAC 12IR | Bit 8 | DAC12 input range. This bit sets the reference input and voltage output range. <br> 0 DAC12 full-scale output $=3 x$ reference voltage <br> 1 DAC12 full-scale output $=1 \times$ reference voltage |  |
| $\begin{aligned} & \text { DAC } 12 \\ & \text { AMPx } \end{aligned}$ | $\begin{aligned} & \text { Bits } \\ & 7-5 \end{aligned}$ | DAC12 amplifier setting. These bits select settling time vs. current consumption for the DAC12 input and output amplifiers. |  |
|  |  | DAC 12AMPx Input Buffer | Output Buffer |
|  |  | 000 Off | DAC12 off, output high Z |
|  |  | 001 Off | DAC12 off, output 0 V |
|  |  | 010 Low speed/current | Low speed/current |
|  |  | 011 Low speed/current | Medium speed/current |
|  |  | 100 Low speed/current | High speed/current |
|  |  | 101 Medium speed/current | Medium speed/current |
|  |  | 110 Medium speed/current | High speed/current |
|  |  | 111 High speed/current | High speed/current |
| DAC 12DF | Bit 4 | DAC12 data format 0 Straight binary 1 2s complement |  |
| DAC 12IE | Bit 3 | DAC12 interrupt enable <br> 0 Disabled <br> 1 Enabled |  |
| DAC 12IFG | Bit 2 | DAC12 Interrupt flag <br> 0 No interrupt pending <br> 1 Interrupt pending |  |

[^13]
## DAC12_xDAT, DAC12 Data Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | DAC12 Data |  |  |  |
| r(0) | r(0) | r(0) | r(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DAC12 Data |  |  |  |  |  |  |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| Unused | Bits $15-12$ | Unused. These bits are always 0 and do not affect the DAC12 core. |  |  |  |  |  |
| DAC12 Data | $\begin{aligned} & \text { Bits } \\ & 11-0 \end{aligned}$ | DAC12 data |  |  |  |  |  |
|  |  | DAC 12 Data Format |  | DAC12 Data |  |  |  |
|  |  | 12-bit binary |  | The DAC12 data are right-justified. Bit 11 is the MSB. |  |  |  |
|  |  | 12-bit 2s complement |  | The DAC12 data are right-justified. Bit 11 is the MSB (sign). |  |  |  |
|  |  | 8-bit binary |  | The DAC12 data are right-justified. Bit 7 is the MSB. Bits 11 to 8 are don't care and do not affect the DAC12 core. |  |  |  |
|  |  | 8-bit 2s complement |  | The DAC12 data are right-justified. Bit 7 is the MSB (sign). Bits 11 to 8 are don't care and do not affect the DAC 12 core. |  |  |  |

## Chapter 32

## Scan IF

The Scan IF peripheral automatically scans sensors and measures linear or rotational motion. This chapter describes the Scan interface. The Scan IF is implemented in the MSP430FW42x devices.

## Topic <br> Page

32.1 Scan IF Introduction ..... 32-2
32.2 Scan IF Operation ..... 32-4
32.3 Scan IF Registers ..... 32-35

### 32.1 Scan IF Introduction

The Scan IF module is used to automatically measure linear or rotational motion with the lowest possible power consumption. The Scan IF consists of three blocks: the analog front end (AFE), the processing state machine (PSM), and the timing state machine (TSM). The analog front end stimulates the sensors, senses the signal levels and converts them into their digital representation. The digital signals are passed into the processing state machine. The processing state machine is used to analyze and count rotation or motion. The timing state machine controls the analog front end and the processing state machine.

The Scan IF features include:

- Support for different types of LC sensors
- Measurement of sensor signal envelope
- Measurement of sensor signal oscillation amplitude
$\square$ Support for resistive sensors such as Hall-effect or giant magneto-resistive (GMR) sensors
- Direct analog input for A/D conversion
- Direct digital input for digital sensors such as optical decoders
- Support for quadrature decoding

The Scan IF module block diagram is shown in Figure 32-1.

Figure 32-1. Scan IF Block Diagram


### 32.2 Scan IF Operation

The Scan IF is configured with user software. The setup and operation of the Scan IF is discussed in the following sections.

### 32.2.1 Scan IF Analog Front End

The Scan IF analog front end provides sensor excitation and measurement. The analog front end is automatically controlled by the timing state machine according to the information in the timing state machine table. The analog front end block diagram is shown in Figure 32-2.

## Note: Timing State Machine Signals

Throughout this chapter, signals from the TSM are noted in the signal name with (tsm). For example, The signal SIFEX(tsm) comes from the TSM.

Figure 32-2. Scan IF Analog Front End Block Diagram


## Excitation

The excitation circuitry is used to excite the LC sensors or to power the resistor dividers. The excitation circuitry is shown in Figure 32-3 for one LC sensor connected. When the SIFTEN bit is set and the SIFSH bit is cleared the excitation circuitry is enabled and the sample-and-hold circuitry is disabled.

When the SIFEX(tsm) signal from the timing state machine is high the SIFCHx input of the selected channel is connected to SIFV ${ }_{\text {SS }}$ and the SIFCOM input is connected to the mid-voltage generator to excite the sensor. The SIFLCEN(tsm) signal must be high for excitation. While one channel is excited and measured all other channels are automatically disabled. Only the selected channel is excited and measured.

The excitation period should be long enough to overload the LC sensor slightly. After excitation the SIFCHx input is released from ground when SIFEX(tsm) $=0$ and the LC sensor can oscillate freely. The oscillations will swing above the positive supply but will be clipped by the protection diode to the positive supply voltage plus one diode drop. This gives consistent maximum oscillation amplitude.

At the end of the measurement the sensor should be damped by setting SIFLCEN(tsm) $=0$ to remove any residual energy before the next measurement.

## Mid-Voltage Generator

The mid-voltage generator is on when SIFVCC2 $=1$ and allows the LC sensors to oscillate freely. The mid-voltage generator requires a maximum of 6 ms to settle and requires ACLK to be active and operating at 32768 Hz .

Figure 32-3. Excitation and Sample-And-Hold Circuitry


## Sample-And-Hold

The sample-and-hold is used to sample the sensor voltage to be measured. The sample-and-hold circuitry is shown in Figure 32-3. When SIF SH = 1 and SIFTEN $=0$ the sample-and-hold circuitry is enabled and the excitation circuitry and mid-voltage generator are disabled. The sample-and-hold is used for resistive dividers or for other analog signals that should be sampled.

Up to four resistor dividers can be connected to SIFCHx and SIFCOM. AV ${ }_{C C}$ and SIFCOM are the common positive and negative potentials for all connected resistor dividers. When SIF EX(tsm) $=1$, SIFCOM is connected to SIFV ${ }_{\text {SS }}$ allowing current to flow through the dividers. This charges the capacitors of each sample-and-hold circuit to the divider voltages. All resistor divider channels are sampled simultaneously. When SIFEX(tsm) $=0$ the sample-and-hold capacitor is disconnected from the resistor divider and SIFCOM is disconnected from SIFV ${ }_{\text {SS }}$. After sampling, each channel can be measured sequentially using the channel select logic, the comparator, and the DAC.

The selected SIFCHx input can be modeled as an RC low-pass filter during the sampling time $t_{\text {sample }}$, as shown below in Figure 32-4. An internal MUX-on input resistance $\mathrm{Ri}_{(\mathrm{SIFCHx})}$ (max. $3 \mathrm{k} \Omega$ ) in series with capacitor $\mathrm{C}_{\text {SHC }}$ SIFCHx) (max. 7 pF ) is seen by the resistor-divider. The capacitor voltage $\mathrm{V}_{\mathrm{C}}$ must be charged to within $1 / 2$ LSB of the resistor divider voltage for an accurate 10-bit conversion. See the device-specific data sheet for parameters.

Figure 32-4. Analog Input Equivalent Circuit


The resistance of the source $\mathrm{R}_{\mathrm{S}}$ and $\mathrm{Ri}_{(\mathrm{SIFCHx})}$ affect $\mathrm{t}_{\text {sample. }}$. The following equation can be used to calculate the minimum sampling time $t_{\text {sample }}$ for a 10-bit conversion:

$$
\begin{equation*}
\mathrm{t}_{\text {sample }}>\left(\mathrm{R}_{\mathrm{S}}+\mathrm{Ri}_{(\mathrm{SIFCHx})}\right) \times \ln \left(2^{11}\right) \times \mathrm{C}_{\mathrm{SHC}(\mathrm{SIFCHx})} \tag{1}
\end{equation*}
$$

Substituting the values for $\mathrm{Ri}_{(\mathrm{SIFCHx})}$ and $\mathrm{C}_{\text {SHC(SIFCHx) }}$ given above, the equation becomes:

$$
\begin{equation*}
t_{\text {sample }}>\left(R_{S}+3 k\right) \times 7.625 \times 7 \mathrm{pF} \tag{2}
\end{equation*}
$$

For example, if $R_{S}$ is $10 \mathrm{k} \Omega$, $\mathrm{t}_{\text {sample }}$ must be greater than 684 ns .

## Direct Analog And Digital Inputs

By setting the SIFCAX bit, external analog or digital signals can be connected directly to the comparator through the SIFCIx inputs. This allows measurement capabilities for optical encoders and other sensors.

## Comparator Input Selection And Output Bit Selection

The SIFCAX and SIFSH bits select between the SIFCIX channels and the SIFCHx channels for the comparator input as described in Table 32-1.

Table 32-1.SIFCAX and SIFSH Input Selection

| SIFCAX | SIFSH | Operation |
| :---: | :---: | :--- |
| 0 | 0 | SIFCHx and excitation circuitry is selected |
| 0 | 1 | SIFCHx and sample-and-hold circuitry is selected |
| 1 | $X$ | SIFCIx inputs are selected |

The TESTDX signal and SIFTESTS1(tsm) signal select between the SIFXOUT output bits and the SIFTCHxOUT output bits for the comparator output as described in Table 32-2. TESTDX is controlled by the SIFTESTD bit.

Table 32-2. Selected Output Bits

| TESTDX | SIFCHx(tsm) | SIFTESTS1(tsm) | Selected Output Bit |
| :---: | :---: | :---: | :---: |
| 0 | 00 | $X$ | SIFOOUT |
| 0 | 01 | $X$ | SIF1OUT |
| 0 | 10 | $X$ | SIF2OUT |
| 0 | 11 | $X$ | SIF3OUT |
| 1 | $X$ | 0 | SIFTCH0OUT |
| 1 | $X$ | 1 | SIFTCH1OUT |

When TESTDX $=0$, the SIFCHx(tsm) signals select which SIFCIx or SIFCHx channel is excited and connected to the comparator. The SIFCHx(tsm) signals also select the corresponding output bit for the comparator result.

When TESTDX $=1$, channel selection depends on the SIFTESTS1(tsm) signal. When TESTDX $=1$ and SIFTESTS 1 (tsm) $=0$, input channel selection is controlled with the SIFTCHOx bits and the output bit is SIFTCHOOUT. When TESTDX $=1$ and SIFTESTS1(tsm) $=1$, input channel selection is controlled with the SIFTCH1x bits and the output bit is SIFTCH1OUT.

When SIFCAX $=1$, the SIFCISEL and SIFCACI3 bits select between the SIFCIx channels and the SIFCI input allowing storage of the comparator output for one input signal into the four output bits SIFOOUT - SIF3OUT. This can be used to observe the envelope function of sensors.

The output logic is enabled by the SIFRSON(tsm) signal. When the comparator output is high while SIFRSON = 1, an internal latch is set. Otherwise the latch is reset. The latch output is written into the selected output bit with the rising edge of the SIFSTOP (tsm) signal as shown in Figure 32-5.

Figure 32-5. Analog Front-End Output Timing


## Comparator and DAC

The analog input signals are converted into digital signals by the comparator and the programmable 10 -bit DAC. The comparator compares the selected analog signal to a reference voltage generated by the DAC. If the voltage is above the reference the comparator output will be high. Otherwise it will be low. The comparator output can be inverted by setting SIFCAINV. The comparator output is stored in the selected output bit and processed by the processing state machine to detect motion and direction.

The comparator and the DAC are turned on and off by SIFCA(tsm) signal and the SIFDAC (tsm) signal when needed by the timing state machine. They can also be permanently enabled by setting the SIFCAON and SIFDACON bits. During sensitive measurements enabling the comparator and DAC with the SIFCAON and SIFDACON bits may improve resolution.

For each input there are two DAC registers to set the reference level as listed in Table 32-3. Together with the last stored output of the comparator, SIFxOUT, the two levels can be used as an analog hysteresis as shown in Figure 32-6. The individual settings for the four inputs can be used to compensate for mismatches between the sensors.

Table 32-3.Selected DAC Registers

| Selected Output Bit, <br> SIFxOUT | Last Value of <br> SIFxOUT | DAC Register Used |
| :---: | :---: | :---: |
| SIF0OUT | 0 | SIFDACR0 |
| SIF10UT | 1 | SIFDACR1 |
|  | 0 | SIFDACR2 |
| SIF2OUT | 1 | SIFDACR3 |
|  | 0 | SIFDACR4 |
| SIF30UT | 1 | SIFDACR5 |
|  | 0 | SIFDACR6 |
|  | 1 | SIFDACR7 |

Figure 32-6. Analog Hysteresis With DAC Registers


When TESTDX $=1$, the SIFDACR 6 and SIFDACR 7 registers are used as the comparator reference as described in Table 32-4.

Table 32-4.DAC Register Select When TESTDX = 1

| SIFTESTS 1(ts m) | DAC Register Used |
| :---: | :---: |
| 0 | SIFDACR6 |
| 1 | SIFDACR 7 |

## Internal Signal Connections to Timer1_A5

The outputs of the analog front end are connected to 3 different capture/compare registers of Timer1_A5. The output stage of the analog front end, shown in Figure 32-7. provides two different modes that are selected by the SIFCS bit and provides the SIFOx signals to Timer1_A5. See the device-specific data sheet for connection of these signals.

Figure 32-7. TimerA Output Stage of the Analog Front End


When SIFCS $=0$, the SIFEX(tsm) signal and the comparator output can be selected as inputs to different Timer1_A5 capture/compare registers. This can be used to measure the time between excitation of a sensor and the last oscillation that passes through the comparator or to perform a slope A/D conversion.

When SIFCS $=1$, the output bits SIFxOUT can be selected as inputs to Timer1_A5 with the SIFS 1x and SIF S $2 x$ bits. This can be used to measure the duty cycle of SIFxOUT.

### 32.2.2 Scan IF Timing State Machine

The TSM is a sequential state machine that cycles through the SIFTSMx registers and controls the analog front end and sensor excitation automatically with no CPU intervention. The states are defined within a $24 \times 16$-bit memory, SIFTSM0 to SIFTSM23. The SIFEN bit enables the TSM. When SIFEN $=0$, the ACLK input divider, the TSM start flip-flop, and the TSM outputs are reset and the internal oscillator is stopped. The TSM block diagram is shown in Figure 32-8.

The TSM begins at SIFTSM0 and ends when the TSM encounters a SIFTSMx state with a set SIFTSTOP bit. When a state with a set SIFSTOP bit is reached, the state counter is reset to zero and state processing stops. State processing re-starts at SIFTSM0 with the next start condition when SIFTSMRP $=0$, or immediately when SIFTSMRP = 1

After generation of the SIFSTOP (tsm) pulse, the timing state machine will load and maintain the conditions defined in SIFTSM0. In this state SIFLCEN (tsm) should be reset to ensure that all LC oscillators are shorted.

Figure 32-8. Timing State Machine Block Diagram


## TSM Operation

The TSM automatically starts and re-starts periodically based on a divided ACLK start signal selected with the SIFDIV2x bits, the SIFDIV3Ax and SIFDIV3Bx bits when SIFTSMRP $=0$. For example, if SIFDIV3A and SIFDIV3B are configured to 270 ACLK cycles, then the TSM automatically starts every 270 ACLK cycles. When SIFTSMRP $=1$ the TSM re-starts immediately with the SIFTSM0 state at the end of the previous sequence i.e. with the next ACLK cycle after encountering a state with SIFSTOP $=1$. The SIFIFG2 interrupt flag is set when the TSM starts.

The SIFDIV3Ax and SIFDIV3Bx bits may be updated anytime during operation. When updated, the current TSM sequence will continue with the old settings until the last state of the sequence completes. The new settings will take affect at the start of the next sequence.

## TSM Control of the AFE

The TSM controls the AFE with the SIFCHx, SIFLCEN, SIFEX, SIFCA, SIFRSON, SIFTESTS1, SIFDAC, and SIFSTOP bits. When any of these bits are set, their corresponding signal(s), SIFCHx(tsm), SIFLCEN(tsm), SIFEX(tsm), SIFCA(tsm), SIFRSON(tsm), SIFTESTS1(tsm), SIFDAC(tsm), and SIFSTOP(tsm) are high for the duration of the state. Otherwise, the corresponding signal(s) are low.

## TSM State Duration

The duration of each state is individually configurable with the SIFREPEATx bits. The duration of each state is SIFREPEATx +1 times the selected clock source. For example, if a state were defined with SIFREPEATx $=3$ and SIFACLK $=1$, the duration of that state would be $4 \times$ ACLK cycles. Because of clock synchronization, the duration of each state is affected by the clock source for the previous state, as shown in Table 32-5.

Table 32-5.TSM State Duration

| SIFACLK <br> For <br> Previous <br> State | For <br> Current <br> State | State Duration, T |
| :---: | :---: | :--- |
| 0 | 0 | $\mathrm{~T}=($ SIFREPEATx +1$) \times 1 / \mathrm{f}_{\text {SIFCLK }}$ |
| 0 | 1 | (SIFREPEATx $) \times 1 / \mathrm{f}_{\text {ACLK }}<\mathrm{T} \leq($ SIFREPEATx +1$) \mathrm{x}$ <br> $1 / \mathrm{f}_{\text {ACLK }}$ |
| 1 | 0 | (SIFREPEATx +1$) \times 1 / \mathrm{f}_{\text {SIFCLK }} \leq \mathrm{T}<($ SIFREPEATx +2$) \mathrm{x}$ <br> $1 / \mathrm{f}_{\text {SIFCLK }}$ |
| 1 | 1 | $\mathrm{~T}=($ SIFREPEATx +1$) \times 1 / \mathrm{f}_{\text {ACLK }}$ |

## TSM State Clock Source Select

The TSM clock source is individually configurable for each state. The TSM can be clocked from ACLK or a high frequency clock selected with the SIFACLK bit. When SIFACLK $=1$, ACLK is used for the state, and when SIFACLK $=0$, the high frequency clock is used. The high frequency clock can be sourced from SMCLK or the TSM internal oscillator, selected by the SIFCLKEN bit. The high-frequency clock can be divided by $1,2,4$, or 8 with SIFDIV1x bits.

A set SIFCLKON bit is used to tum on the selected high frequency clock source for the duration of the state, when it is not used for the state. If the DCO is selected as the high frequency clock source, it is automatically turned on, regardless of the low-power mode settings of the MSP 430.

The TSM internal oscillator generates a nominal frequency of 1 MHz or 4 MHz selected by the SIFFNOM bit and can be tuned in nominal $5 \%$ steps from $-40 \%$ to $+35 \%$ with the SIFCLKFQx. The frequency and the steps differ from device to device. See the device-specific data sheet for parameters.

The TSM internal oscillator frequency can be measured with ACLK. When SIFCLKEN $=1$ and SIFCLKGON $=1$ SIFCNT3 is reset, and beginning with the next rising edge of ACLK, SIFCNT3 counts the clock cycles of the internal oscillator. SIFCNT3 counts the internal oscillator cycles for one ACLK period when SIFNOM $=0$ and four ACLK periods when SIFNOM $=1$. Reading SIFCNT3 while it is counting will result in reading 01h.

## TSM Stop Condition

The last state the TSM is marked with SIFSTOP $=1$. The duration of this last state is always one SIFCLK cycle regardless of the SIFACLK or SIFREPEATx settings. The SIFIFG1 interrupt flag is set at when the TSM encounters a state with a set SIFSTOP bit.

## TSM Test Cycles

For calibration purposes, to detect sensor drift, or to measure signals other than the sensor signals, a test cycle may be inserted between TSM cycles by setting the SIFTESTD bit. The time between the TSM cycles is not altered by the test cycle insertion as shown in Figure 32-9. At the end of the test cycle the SIFTESTD bit is automatically cleared. The TESTDX signal is active during the test cycle to control input and output channel selection. TESTDX is generated after the SIFTESTD bit is set and the next TSM sequence completes.

Figure 32-9. Test Cycle Insertion


## TSM Example

Figure 32-10 shows an example for a TSM sequence. The TSMx register values for the example are shown in Table 32-6. ACLK and SIFCLK are not drawn to scale. The TSM sequence starts with SIFTSM0 and ends with a set SIFSTOP bit in SIFTSM9. Only the SIFTSM5 to SIFTSM9 states are shown.

Table 32-6.TSM Example Register Values

| TSMx Register | TSMx Register Contents |
| :---: | :---: |
| SIFTSM5 | 0100 Ah |
| SIFTSM6 | 00402 h |
| SIFTSM7 | 01912 h |
| SIFTSM8 | 00952 h |
| SIFTSM9 | 00200 h |

The example also shows the affects of the clock synchronization when switching between SIFCLK and ACLK. In state SIFTSM6, SIFACLK is set, whereas in the previous state and the successive state, SIFACLK is cleared. The waveform shows the duration of SIFTSM6 is less than one ACLK cycle and the duration of state SIFTSM7 is up to one SIFCLK period longer than configured by the SIFREPEATx bits.

Figure 32-10. Timing State Machine Example


### 32.2.3 Scan IF Processing State Machine

The PSM is a programmable state machine used to determine rotation and direction with its state table stored within MSP430 memory (flash, ROM, or RAM). The processing state machine measures rotation and controls interrupt generation based on the inputs from the timing state machine and the analog front-end. The PSM vector SIF PSMV must to be initialized to point to the PSM state table. Multiple state tables are possible by reconfiguring the SIFPSMV to different tables as needed. The PSM block diagram is shown in Figure 32-11.

Figure 32-11.Scan IF Processing State Machine Block Diagram


## PSM Operation

At the falling edge of the SIFSTOP(tsm) signal the PSM moves the current-state byte from the PSM state table to the PSM output latch. The PSM has one dedicated channel of direct memory access (DMA), so all accesses to the PSM state table(s) are done automatically with no CPU intervention.

The current-state and next-state logic are reset while the Scan IF is disabled. One of the bytes stored at addresses SIFPSMV to SIFPSMV +3 will be loaded first depending on the S 1 and S 2 signals when the $\mathrm{Scan} \operatorname{IF}$ is enabled.

Signals S1 and S2 form a 2-bit offset added to the SIFPSMV contents to determine the first byte loaded to the PSM output latch. For example, when $S 2=1$, and $S 1=0$, the first byte loaded by the PSM will be at the address SIFPSMV +2 . The next byte and further subsequent bytes are determined by the next state calculations and are calculated by the PSM based on the state table contents and the values of signals S1 and S2.

## Note: SIFSTOP(tsm) Signal Frequency

The SIFSTOP (tsm) signal frequency must be at least a factor of 32 lower than the MCLK. Otherwise, unpredictable operation could occur.

## Next State Calculation

Bits 0, and 3-5 (Q0, Q3, Q4, Q5), and, if enabled by SIFQ6EN and SIFQ7EN, bits 6 and 7 (Q6, Q7) are used together with the signals S1 and S2 to calculate the next state. When SIFQ6EN $=1, \mathrm{Q} 6$ is used in the next-state calculation. When SIFQ6EN $=1$ and SIFQ7EN $=1$, Q7 is used in the next-state calculation. The next state is:

| Q7 | Q6 | Q5 | Q4 | Q3 | Q0 | S2 | S1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

When Q7 $=0$, the PSM state is updated by the falling edge of the SIFSTOP (tsm) at the end of a TSM sequence. After updating the current state the PSM moves the corresponding state table entry to the output latch. When Q7 $=1$, the next state is calculated immediately without waiting for the next falling edge of SIFSTOP(tsm), regardless of the state of SIFQ6EN or SIFQ7EN. The state is then updated with the next instruction fetch. The worst-case time between state transitions in this case is 6 MCLK cycles.

The PSM has two 8-bit counters SIFCNT1 and SIFCNT2. SIFCNT1 is updated with Q1 and Q2 and SIFCNT2 is updated with Q2. The counters can be read via the SIFCNT register. If the SIFCNTRST bit is set, each read access will reset the counters, otherwise the counters remain unchanged when read. If a count event occurs during a read access the count is postponed until the end of the read access but multiple count events during a read access will increment the counters only once. When SIFEN $=0$, both counters are held in reset.

SIFCNT1 can increment or decrement based on Q1 and Q2. When SIFCNT1ENM $=1$, SIFCNT1 decrements on a transition to a state where bit Q2 is set. When SIFCNT1ENP = 1, SIFCNT1 increments on a transition to a state where bit Q1 is set. When both bits SIFCNT1ENM and SIFCNT1ENM are set, and both bits Q1 and Q2 are set on a state transition, SIFCNT1 does not increment or decrement.

SIFCNT2 decrements based on Q2. When SIFCNT2EN = 1, SIFCNT2 decrements on a transition to a state where bit Q2 is set. On the first count after a reset SIF CNT2 will roll over from zero to 255 (OFFh).

When the next state is calculated to be the same state as the current state, the counters SIFCNT1 and SIFCNT2 are incremented or decremented according to Q1 and Q2 at the state transition. For example, if the current state is 05 h and Q2 is set, and if the next state is calculated to be 05 h , the transition from state 05 h to 05 h will decrement SIF CNT2 if SIF CNT2EN $=1$.

## Simplest State Machine

Figure 32-12 shows the simplest state machine that can be realized with the PSM. The following code shows the corresponding state table and the PSM initialization.

Figure 32-12. Simplest PSM State Diagram



PSM_I NIT
MOV \#SIMPLEST_PSM, \&SIFPSMV ; Init PSM vector
MOV \#SIFS20, \&SIFCTL3 ; S1/S2 source
MOV \#SIFCNT1ENP +SIFCNT1ENM, \&SIFCTL4
; Q7 and Q6 disabled for next state calc.
; Increment and decrement of SIFCNT1 enabled

If the PSM is in state 01 of the simplest state machine and the PSM has loaded the corresponding byte at index 01 h of the state table:

| Q7 | Q6 | Q5 | Q4 | Q3 | Q2 | Q1 | Q0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

For this example, S1 and S2 are set at the end of the next TSM sequence. To calculate the next state the bits Q5 - Q3 and Q0 of the state 01 table entry, together with the S1 and S 2 signals are combined to form the next state:

| Q7 | Q6 | Q5 | Q4 | Q3 | Q0 | S2 | S1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

The state table entry for state 11 is loaded at the next state transition:

| Q7 | Q6 | Q5 | Q4 | Q3 | Q2 | Q1 | Q0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

Q1 is set in state 11 , so SIFCNT1 will be incremented.

More complex state machines can be built by combining simple state machines to meet the requirements of specific applications.

### 32.2.4 Scan IF Debug Register

The Scan IF peripheral has a SIFDEBUG register for debugging and development. Only the lower two bits should be written when writing to the SIFDEBUG register and only MOV instructions should be used write to SIFDEBUG. After writing the lower two bits, reading the SIFDEBUG contents gives the user different information. After writing 00 h to SIFDEBUG, reading SIFDEBUG shows the last address read by the PSM. After writing 01h to SIFDEBUG, reading SIFDEBUG shows the index of the TSM and the PSM bits Q7 to Q0. After writing 02 h to SIFDEBUG, reading SIFDEBUG shows the TSM output. After writing 03 h to SIFDEBUG, reading SIFDEBUG shows which DAC register is selected and its contents.

### 32.2.5 Scan IF Interrupts

The Scan IF has one interrupt vector for seven interrupt flags listed in Table 32-7. Each interrupt flag has its own interrupt enable bit. When an interrupt is enabled, and the GIE bit is set, the interrupt flag will generate an interrupt. The interrupt flags are not automatically cleared. They must be cleared with software.

Table 32-7.Scan IF Interrupts

| Interrupt <br> Flag | Interrupt C ondition |
| :--- | :--- |
| SIFIFG0 | SIFIFG0 is set by one of the AFE SIF xOUT outputs selected with the <br> SIFIFGSETx bits. |
| SIFIFG1 | SIFIFG1 is set by the rising edge of the SIFSTOP (tsm) signal. |
| SIFIFG2 | SIFIFG2 is set at the start of a TSM sequence. |
| SIFIFG3 | SIFIFG3 is set at different count intervals of the SIFCNT1 counter, <br> selected with the SIFIS $1 x$ bits. |
| SIFIFG4 | SIFIFG4 is set at different count intervals of the SIFCNT2 counter, <br> selected with the SIFIS2x bits. |
| SIFIFG5 | SIFIFG5 is set when the PSM transitions to a state with Q6 set. <br> SIFIFG6 |
| SIFIFG6 is set when the PSM transitions to a state with Q7 set. |  |

Interrupt flags SIFIFG3 and SIFIFG4 have hysteresis so that the interrupt flag is set only once if the counter oscillates around the interrupt level as shown in Figure 32-13.

Figure 32-13. Interrupt Hysteresis Shown For Modulo 4 Interrupt Generation


### 32.2.6 Using the Scan IF with LC Sensors

Systems with LC sensors use a disk that is partially covered with a damping material to measure rotation. Rotation is measured with LC sensors by exciting the sensors and observing the resulting oscillation. The oscillation is either damped or un-damped by the rotating disk. The oscillation is always decaying because of energy losses but it decays faster when the damping material on the disk is within the field of the LC sensor, as shown in Figure 32-14. The LC oscillations can be measured with the oscillation test or the envelope test.

Figure 32-14. LC Sensor Oscillations


### 32.2.6.1 LC-Sensor Oscillation Test

The oscillation test tests if the amplitude of the oscillation after sensor excitation is above a reference level. The DAC is used to set the reference level for the comparator, and the comparator detects if the LC sensor oscillations are above or below the reference level. If the oscillations are above the reference level, the comparator will output a pulse train corresponding to the oscillations and the selected AFE output bit will 1 . The measurement timing and reference level depend on the sensors and the system and should be chosen such that the difference between the damped and the undamped amplitude is maximized. Figure $32-15$ shows the connections for the oscillation test.

Figure 32-15. LC Sensor Connections For The Oscillation Test


### 32.2.6.2 LC-Sensor Envelope Test

The envelop test measures the decay time of the oscillations after sensor excitation. The oscillation envelope is created by the diodes and RC filters. The DAC is used to set the reference level for the comparator, and the comparator detects if the oscillation envelop is above or below the reference level. The comparator and AFE outputs are connected to Timer1_A5 and the capture/compare registers for Timer1_A5 are used to time the decay of the oscillation envelope. The PSM is not used for the envelope test.

When the sensors are connected to the individual SIF CIx inputs as shown in Figure 32-16, the comparator reference level can be adjusted for each sensor individually. When all sensors are connected to the SIFCI input as shown in Figure 32-17, only one comparator reference level is set for all sensors.

Figure 32-16. LC Sensor Connections For The Envelope Test


Figure 32-17. LC Sensor Connections For The Envelope Test


### 32.2.7 Using the Scan IF With Resistive Sensors

Systems with GMRs use magnets on an impeller to measure rotation. The damping material and magnets modify the electrical behavior of the sensor so that rotation and direction can be detected.

Rotation is measured with resistive sensors by connecting the resistor dividers to ground for a short time allowing current flow through the dividers. The resistors are affected by the rotating disc creating different divider voltages. The divider voltages are sampled with the sample-and-hold circuits. After the signals have settled the dividers may be switched off to prevent current flow and reduce power consumption. The DAC is used to set the reference level for the comparator, and the comparator detects if the sampled voltage is above or below the reference level. If the sampled voltage is above the reference level the comparator output is high. Figure 32-18 shows the connection for resistive sensors.

Figure 32-18. Resistive Sensor Connections


### 32.2.8 Quadrature Decoding

The Scan IF can be used to decode quadrature-encoded signals. Signals that are $90^{\circ}$ out of phase with each other are said to be in quadrature. To Create the signals, two sensors are positioned depending on the slotting, or coating of the encoder disk. Figure 32-19 shows two examples for the sensor positions and a quadrature-encoded signal waveform.

Figure 32-19. Sensor Position and Quadrature Signals


Quadrature decoding requires knowing the previous quadrature pair S1 and S2, as well as the current pair. Comparing these two pairs will tell the direction of the rotation. For example, if the current pair is 00 it can change to 01 or 10 , depending on direction. Any other change in the signal pair would represent an error as shown in Figure 32-20.

Figure 32-20. Quadrature Decoding State Diagram


To transfer the state encoding into counts it is necessary to decide what fraction of the rotation should be counted and on what state transitions. In this example only full rotations will be counted on the transition from state 00 to 01 or 10 using a $180^{\circ}$ disk with the sensors $90^{\circ}$ apart. All the possible state transitions can be put into a table and this table can be translated into the corresponding state table entries for the processing state machine as shown in Table 32-8.

Table 32-8.Quadrature Decoding PSM Table

| Previous Quadrature Pair | Current Quadrature Pair | Movement | State Table Entry |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q6 | Q2 | Q1 | Q3 | Q0 | Byte <br> Code |
|  |  |  | Error | -1 | +1 | Current Quadrature Pair |  |  |
| 00 | 00 | No Rotation | 0 | 0 | 0 | 0 | 0 | 000h |
| 00 | 01 | Turns right, +1 | 0 | 0 | 1 | 0 | 1 | 003h |
| 00 | 10 | Turns left, -1 | 0 | 1 | 0 | 1 | 0 | 00Ch |
| 00 | 11 | Error | 1 | 0 | 0 | 1 | 1 | 049h |
| 01 | 00 | Turns left | 0 | 0 | 0 | 0 | 0 | 000h |
| 01 | 01 | No rotation | 0 | 0 | 0 | 0 | 1 | 001h |
| 01 | 10 | Error | 1 | 0 | 0 | 1 | 0 | 048h |
| 01 | 11 | Turns right | 0 | 0 | 0 | 1 | 1 | 009h |
| 10 | 00 | Turns right | 0 | 0 | 0 | 0 | 0 | 000h |
| 10 | 01 | Error | 1 | 0 | 0 | 0 | 1 | 041h |
| 10 | 10 | No rotation | 0 | 0 | 0 | 1 | 0 | 008h |
| 10 | 11 | Turns left | 0 | 0 | 0 | 1 | 1 | 009h |
| 11 | 00 | Error | 1 | 0 | 0 | 0 | 0 | 040h |
| 11 | 01 | Turns left | 0 | 0 | 0 | 0 | 1 | 001h |
| 11 | 10 | Turns right | 0 | 0 | 0 | 1 | 0 | 008h |
| 11 | 11 | No rotation | 0 | 0 | 0 | 1 | 1 | 009h |

### 32.3 Scan IF Registers

The Scan IF registers are listed in Table 32-9.
Table 32-9.Scan IF Registers

| Register | Short Form | Register Type | Address | Initial State |
| :---: | :---: | :---: | :---: | :---: |
| Scan IF debug register | SIFDEBUG | Read/write | 01B0h | Unchanged |
| Scan IF counter 1 and 2 | SIFCNT | Read only | 01B2h | Reset with P UC |
| Scan IF PSM vector | SIFPSMV | Read/write | 01B4h | Unchanged |
| Scan IF control 1 | SIFCTL1 | Read/write | 01B6h | Reset with P UC |
| Scan IF control 2 | SIFCTL2 | Read/write | 01B8h | Reset with P UC |
| Scan IF control 3 | SIFCTL3 | Read/write | 01BAh | Reset with PUC |
| Scan IF control 4 | SIFCTL4 | Read/write | 01BCh | Reset with P UC |
| Scan IF control 5 | SIFCTL5 | Read/write | 01BEh | Reset with P UC |
| Scan IF DAC 0 | SIFDACR 0 | Read/write | 01C0h | Unchanged |
| Scan IF DAC 1 | SIFDACR1 | Read/write | 01C2h | Unchanged |
| Scan IF DAC 2 | SIFDACR2 | Read/write | 01C4h | Unchanged |
| Scan IF DAC 3 | SIFDACR 3 | Read/write | 01C6h | Unchanged |
| Scan IF DAC 4 | SIFDACR 4 | Read/write | 01C8h | Unchanged |
| Scan IF DAC 5 | SIFDACR5 | Read/write | 01CAh | Unchanged |
| Scan IF DAC 6 | SIFDACR6 | Read/write | 01CCh | Unchanged |
| Scan IF DAC 7 | SIFDACR 7 | Read/write | 01CEh | Unchanged |
| Scan IF TSM 0 | SIFTSM0 | Read/write | 01D0h | Unchanged |
| Scan IF TSM 1 | SIFTSM1 | Read/write | 01D2h | Unchanged |
| Scan IF TSM 2 | SIFTSM2 | Read/write | 01D4h | Unchanged |
| Scan IF TSM 3 | SIFTSM3 | Read/write | 01D6h | Unchanged |
| Scan IF TSM 4 | SIFTSM4 | Read/write | 01D8h | Unchanged |
| Scan IF TSM 5 | SIFTSM5 | Read/write | 01DAh | Unchanged |
| Scan IF TSM 6 | SIFTSM6 | Read/write | 01DCh | Unchanged |
| Scan IF TSM 7 | SIFTSM7 | Read/write | 01DEh | Unchanged |
| Scan IF TSM 8 | SIFTSM8 | Read/write | 01E0h | Unchanged |
| Scan IF TSM 9 | SIFTSM9 | Read/write | 01E 2 h | Unchanged |
| Scan IF TSM 10 | SIFTSM10 | Read/write | 01E4h | Unchanged |
| Scan IF TSM 11 | SIFTSM11 | Read/write | 01E6h | Unchanged |
| Scan IF TSM 12 | SIFTSM12 | Read/write | 01E8h | Unchanged |
| Scan IF TSM 13 | SIFTSM13 | Read/write | 01EAh | Unchanged |
| Scan IF TSM 14 | SIFTSM14 | Read/write | 01ECh | Unchanged |
| Scan IF TSM 15 | SIFTSM15 | Read/write | 01EEh | Unchanged |
| Scan IF TSM 16 | SIFTSM16 | Read/write | 01F 0h | Unchanged |
| Scan IF TSM 17 | SIFTSM17 | Read/write | 01F 2 h | Unchanged |
| Scan IF TSM 18 | SIFTSM18 | Read/write | 01F4h | Unchanged |
| Scan IF TSM 19 | SIFTSM19 | Read/write | 01F6h | Unchanged |
| Scan IF TSM 20 | SIFTSM20 | Read/write | 01F8h | Unchanged |
| Scan IF TSM 21 | SIFTSM21 | Read/write | 01FAh | Unchanged |
| Scan IF TSM 22 | SIFTSM22 | Read/write | 01FCh | Unchanged |
| Scan IF TSM 23 | SIFTSM23 | Read/write | 01FEh | Unchanged |

## SIFDEBUG, Scan IF Debug Register, Write Mode

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved |  |  |  |  |  |  |  |
| w | w | w | w | w | w | w | w |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved |  |  |  |  |  | SIFDEBUGX |  |
| w | w | w | w | w | w | w | w |
| Reserved | $\begin{aligned} & \text { Bits } \\ & 15-2 \end{aligned}$ | Reserved. Must be written as zero. |  |  |  |  |  |
| SIFDEBUGX | $\begin{aligned} & \text { Bits } \\ & 1-0 \end{aligned}$ | SIFDEBUG register mode. Writing these bits selects the read-mode of the |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  | SIFDEBUG register. SIFDE BUG must be written with MOV instructions only. <br> 00 When read, SIFDEBUG shows the last address read by the PSM <br> 01 When read, SIFDEBUG shows the value of the TSM state pointer and |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  | $10 \mathrm{~W}$ | When read, SIFDEBUG shows the contents of the current SIFTSMx register. |  |  |  |  |
|  |  | $11$ | When read, SIFDEBUG shows the currently selected DAC register and its contents. |  |  |  |  |

## SIFDEBUG, Scan IF Debug Register, Read Mode After 00h Is Written

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Last Address Read by PSM |  |  |  |  |  |  |  |
| $r$ | $r$ | $r$ | $r$ | $r$ | r | $r$ | r |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Last Address Read By PSM |  |  |  |  |  |  |  |
| $r$ | $r$ | $r$ | $r$ | $r$ | r | $r$ | r |

[^14]
## SIFDEBUG, Scan IF Debug Register, Read Mode After 01h Is Written

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Index Of TSM Register |  |  |  |  |
| $r$ | $r$ | r | r | r | r | r | r |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PSM Bits Q7- Q0 |  |  |  |  |  |  |  |
| $r$ | r | r | r | r | r | r | r |
| Unused | Bits 15-13 | Unused. After 01h is written to SIFDEBUG, these bits are always read as zero. |  |  |  |  |  |
| TSM Index | Bits $12-8$ | When SIFDEBUG is read, after 01h is written to it, these bits show the TSM register pointer index. |  |  |  |  |  |
| PSM Bits | $\begin{aligned} & \text { Bits } \\ & 7-0 \end{aligned}$ | When SIFDEBUG is read, after 01h is written to it, these bits show the PSM bits Q7 to Q0. |  |  |  |  |  |

## SIFDEBUG, Scan IF Debug Register, Read Mode After 02h Is Written

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current SIFTSMx Register Contents |  |  |  |  |  |  |  |
| r | $r$ | $r$ | $r$ | $r$ | $r$ | r | $r$ |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Current SIFTSMx Register Contents |  |  |  |  |  |  |  |
| $r$ | $r$ | $r$ | $r$ | $r$ | $r$ | $r$ | $r$ |

$\begin{array}{ll}\text { Bits } & \text { When SIFDEBUG is read, after } 02 \mathrm{~h} \text { is written to it, these bits show the TSM } \\ 15-0 & \text { output. }\end{array}$ output.

## SIFDEBUG, Scan IF Debug Register, Read Mode After 03h Is Written

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Active DAC Register |  |  | 0 | 0 | DAC Data |  |
| $r$ | r | r | r | r | r | r |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| DAC Data |  |  |  |  |  |  |  |
| r | r | r | r | r | $r$ | r |  |
| Unused | Bit 15 | Unused. After 03h is written to SIFDEBUG, this bit is always read as zero. |  |  |  |  |  |
| DAC Register | $\begin{aligned} & \text { Bits } \\ & 14-12 \end{aligned}$ | When SIFDEBUG is read, after 03h is written to it, these bits show which DAC register is currently selected to control the DAC. |  |  |  |  |  |
| Unused | Bits <br> 11-10 | Unused. After 03h is written to SIFDEBUG, these bits are always read as zero. |  |  |  |  |  |
| DAC Data | $\begin{aligned} & \text { Bits } \\ & 9-0 \end{aligned}$ | When SIFDEBUG is read, after 03h is written to it, these bits show value of the currently-selected DAC register. |  |  |  |  |  |

## SIFCNT, Scan IF Counter Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIFCNT2x |  |  |  |  |  |  |  |
| r-(0) | r-(0) | r-(0) | r-(0) | r-(0) | r-(0) | r-(0) | r-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIFCNT1x |  |  |  |  |  |  |  |
| r-(0) | r-(0) | r-(0) | r-(0) | r-(0) | r-(0) | r-(0) | r-(0) |
| SIFCNT2x | $\begin{aligned} & \text { Bits } \\ & 15-8 \end{aligned}$ | SIFCNT2. These bits are the SIFCNT2 counter. SIFCNT2 is reset when SIFEN $=0$ or if read when SIFCNTRST $=1$. |  |  |  |  |  |
| SIFCNT1x | $\begin{aligned} & \text { Bits } \\ & 7-0 \end{aligned}$ | SIFCNT1. These bits are the SIFCNT1 counter. SIFCNT1 is reset when SIFEN $=0$ or if read when SIFCNTRST $=1$. |  |  |  |  |  |

## SIFPSMV, Scan IF Processing State Machine Vector Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SIFPSMVx |  |  |  |  |
| $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ |
|  |  |  |  |  |  |  |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ |

SIFPSMVx Bits SIF PSM vector. These bits are the address for the first state in the PSM state 15-0 table.

## SIFCTL1, Scan IF Control Register 1

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIFIE 6 | SIFIE 5 | SIFIE 4 | SIFIE 3 | SIFIE 2 | SIFIE 1 | SIFIE 0 | SIFIFG6 |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIFIFG5 | SIFIFG4 | SIFIFG3 | SIFIFG2 | SIFIFG 1 | SIFIFG0 | SIFTESTD | SIFEN |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |

SIFIEx Bits Interrupt enable. These bits enable or disable the interrupt request for the
15-9 SIFIFGx bits.
0 Interrupt disabled
1 Interrupt enabled
SIFIFG6 Bit 8 SIF interrupt flag 6. This bit is set when the PSM transitions to a state with a set Q7 bit. SIF IF G6 must be reset with software.
0 No interrupt pending
1 Interrupt pending
SIFIFG5 Bit 7 SIF interrupt flag 5. This bit is set when the PSM transitions to a state with a set Q6 bit. SIF IF G5 must be reset with software.
0 No interrupt pending
1 Interrupt pending
SIFIFG4 Bit 6 SIF interrupt flag 4. This bit is set by the SIFCNT2 counter conditions selected with the SIFIS $2 x$ bits. SIFIFG 4 must be reset with software.
0 No interrupt pending
1 Interrupt pending
SIFIFG3 Bit 5 SIF interrupt flag 3. This bit is set by the SIFCNT1 counter conditions selected with the SIFIS 1x bits SIFIFG3 must be reset with software.
0 No interrupt pending
1 Interrupt pending
SIFIFG2 Bit 4 SIF interrupt flag 2. This bit is set at the start of a TSM sequence. SIFIFG2 must be reset with software.
0 No interrupt pending
1 Interrupt pending
SIFIFG1 Bit 3 SIF interrupt flag 1. This bit is set by the rising edge of the SIFSTOP (tsm) signal. SIF IF G 1 must be reset with software.
0 No interrupt pending
1 Interrupt pending
SIFIFG0 Bit 2 SIF interrupt flag 0 . This bit is set by the SIFxOUT conditions selected by theSIFIFGSETx bits. SIFIFG 0 must be reset with software.
0 No interrupt pending
1 Interrupt pending
SIFTESTD Bit 1 Test cycle insertion. Setting this bit inserts a test cycle between TSM cycles.SIFTESTD is automatically reset at the end of the test cycle.
$0 \quad$ No test cycle inserted
1 Test cycle inserted between TSM cycles.
SIFEN Bit $0 \quad$ Scan interface enable. Setting this bit enables the Scan IF.
0 Scan IF disabled
1 Scan IF enabled

## SIFCTL2, Scan IF Control Register 2

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIFDACON | SIFCAON | SIFCAINV | SIFCAX | SIFCISEL | SIFCACI3 | SIFVSS | SIFVCC2 |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIFSH | SIFTEN | SIFTCH1x |  | SIFTCH0x |  | $\begin{aligned} & \text { SIFTCH1 } \\ & \text { OUT } \end{aligned}$ | $\begin{aligned} & \text { SIFTCHO } \\ & \text { OUT } \end{aligned}$ |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | r-(0) | r-(0) |

SIFDACON Bit 15 DAC on. Setting this bit turns the DAC on regardless of the TSM control.
0 The DAC is controlled by the TSM.
1 The DAC is on.
SIFCAON Bit 14 Comparator on. Setting this bit turns the comparator on regardless of the TSM control.
0 The comparator is controlled by the TSM.
1 The comparator is on.
SIFCAINV Bit 13 Invert comparator output
0 Comparator output is not inverted
1 Comparator output is inverted
SIFCAX Bit 12 Comparator input select. This bit selects groups of signals for the comparator input.
0 Comparator input is one of the SIFCHx channels, selected with the channel select logic.
1 Comparator input is one of the SIFCIx channels, selected with the channel select logic and the SIFCISEL and SIFCACI3 bits.

SIFCISEL Bit 11 Comparator input select. This bit is used with the SIFCACI3 bit to select the comparator input when SIFCAX $=1$.
0 Comparator input is one of the SIFCIx channels, selected with the channel select logic and SIFCACI3 bit.
1 Comparator input is the SIFCI channel
SIFCACI3 Bit 10 Comparator input select. This bit is selects the comparator input when SIFCISEL $=0$ and SIFCAX $=1$.
0 Comparator input is selected with the channel select logic.
1 Comparator input is SIFCI3.
SIFVSS Bit 9 Sample-and-hold SIFV SS select.
0 The ground connection of the sample capacitor is connected to $\mathrm{SIFV}_{\mathrm{SS}}$, regardless of the TSM control.
1 The ground connection of the sample capacitor is controlled by the TSM


## SIFCTL3, Scan IF Control Register 3

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIFS2x |  | SIFS1x |  | SIFIS 2x |  | SIFIS 1x |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIFCS | SIFIFGSETX |  |  | SIF30UT | SIF20UT | SIF 10UT | SIFOOUT |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | $\mathrm{r}-(0)$ | $\mathrm{r}-(0)$ | $\mathrm{r}-(0)$ | $\mathrm{r}-(0)$ |


| SIFS2x | $\begin{aligned} & \text { Bits } \\ & 15-14 \end{aligned}$ | S2 source select. These bits select the S2 source for the PSM when SIFCS $=1$. |
| :---: | :---: | :---: |
|  |  | 00 SIFOOUT is the S2 source. |
|  |  | 01 SIFIOUT is the S2 source. |
|  |  | 10 SIF2OUT is the S2 source. |
|  |  | 11 SIF30UT is the S2 source. |
| SIFS1x | Bits | S1 source select. These bits select the S1 source fro the PSM when SIFCS |
|  | 13-12 | $=1$. |
|  |  | 00 SIFOOUT is the S1 source. |
|  |  | 01 SIFIOUT is the S1 source. |
|  |  | 10 SIF20UT is the S1 source. |
|  |  | 11 SIF30UT is the S1 source. |
| SIFIS 2 x | Bits | SIFIFG4 interrupt flag source |
|  | 11-10 | 00 SIFIFG4 is set with each count of SIFCNT2. |
|  |  | 01 SIFIFG4 is set if (SIFCNT2 modulo 4) $=0$. |
|  |  | 10 SIFIFG4 is set if (SIFCNT2 modulo 64) $=0$. |
|  |  | 11 SIFIFG4 is set when SIFCNT2 decrements from 01h to 00h. |
| SIFIS1x | Bits | SIFIFG3 interrupt flag source |
|  | 9-8 | 00 SIFIFG3 is set with each count, up or down, of SIFCNT1. |
|  |  | 01 SIFIFG3 is set if (SIFCNT1 modulo 4) $=0$. |
|  |  | 10 SIFIFG3 is set if (SIFCNT1 modulo 64) $=0$. |
|  |  | 11 SIFIFG3 is set when SIFCNT1 rolls over from OFFh to 00h. |
| SIFCS | Bit 7 | Comparator output/Timer_A input selection |
|  |  | 0 The SIFEX(tsm) signal and the comparator output are connected to the TACCRx inputs. |
|  |  | 1 The SIFxOUT outputs are connected to the TACCRx inputs selected with the SIFS $1 x$ and SIFS $2 x$ bits. |

SIFIFGSETx Bits SIFIFG0 interrupt flag source. These bits select when the SIFIFG0 flag is set.6-4 000 SIFIFG0 is set when SIF 00UT is set.001 SIFIFG0 is set when SIF 0OUT is reset.010 SIFIFG0 is set when SIF 1OUT is set.
011 SIFIFG0 is set when SIF10UT is reset.
100 SIFIF G 0 is set when SIF 2OUT is set.
101 SIFIFG0 is set when SIF 2OUT is reset.
110 SIFIFG0 is set when SIF30UT is set.
111 SIFIFG0 is set when SIF 30 UT is reset.
SIF30UT Bit 3 AFE output bit 3
SIF20UT Bit 2 AFE output bit 2
SIF10UT Bit 1 AFE output bit 1
SIF00UT Bit 0 AFE output bit 0

## SIFCTL4, Scan IF Control Register 4

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIFCNTRST | SIFCNT2EN | SIFCNT1 ENM | SIFCNT1 ENP | SIFQ7EN | SIFQ6EN | SIFDIV3Bx |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIFDIV3Bx | SIFDIV3Ax |  |  | SIFDIV2x |  | SIFDIV1x |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |


| SIFCNTRST | Bit 15 | Counter reset. Setting this bit enables the SIFCNT register to be reset when it is read. <br> 0 SIFCNT register is not reset when read <br> 1 SIFCNT register is reset when it is read |
| :---: | :---: | :---: |
| SIFCNT2EN | Bit 14 | $\begin{array}{ll}\text { SIFCNT2 enable } \\ 0 & \text { SIFCNT2 is disabled } \\ 1 & \text { SIFCNT2 is enabled }\end{array}$ |
| $\begin{aligned} & \text { SIFCNT1 } \\ & \text { ENM } \end{aligned}$ | Bit 13 | $\begin{array}{ll}\text { SIFCNT1 decrement enable } \\ 0 & \text { SIFCNT1 decrement is disabled } \\ 1 & \text { SIFCNT1 decrement is enabled }\end{array}$ |
| $\begin{aligned} & \text { SIFCNT1 } \\ & \text { ENP } \end{aligned}$ | Bit 12 | $\begin{aligned} & \text { SIFCNT1 increment enable } \\ & 0 \\ & \text { SIFCNT1 increment is disabled } \\ & 1 \end{aligned} \text { SIFCNT1 increment is enabled } l$ |
| SIFQ7EN | Bit 11 | ```Q7 enable. This bit enables bit Q7 for the next PSM state calculation when SIFQ6EN = 1. 0 Q7 is not used to determine the next PSM state 1 Q7 is used to determine the next PSM state``` |
| SIFQ6EN | Bit 10 | Q6 enable. This bit enables Q6 for the next PSM state calculation. <br> $0 \quad \mathrm{Q} 6$ is not used to determine the next PSM state <br> $1 \quad \mathrm{Q} 6$ is used to determine the next PSM state |


| SIFDIV3Bx | $\begin{aligned} & \text { Bits } \\ & 9-7 \end{aligned}$ | TS M start trig select the div | er AC <br> on ra | divid for th | The SM | bits trig | ther | the |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIFDIV3Ax | $\begin{aligned} & \text { Bits } \\ & 6-4 \end{aligned}$ | TS M start trig select the div | AC on ra | divid for th | The SM | bits to t trig | ther <br> . The | the vision | DIV te is | $x \text { bit }$ |
|  |  |  |  |  |  | SIFD | 3Ax |  |  |  |
|  |  | SIFDIV3Bx | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
|  |  | 000 | 2 | 6 | 10 | 14 | 18 | 22 | 26 | 30 |
|  |  | 001 | 6 | 18 | 30 | 42 | 54 | 66 | 78 | 90 |
|  |  | 010 | 10 | 30 | 50 | 70 | 90 | 110 | 130 | 150 |
|  |  | 011 | 14 | 42 | 70 | 98 | 126 | 154 | 182 | 210 |
|  |  | 100 | 18 | 54 | 90 | 126 | 162 | 198 | 234 | 270 |
|  |  | 101 | 22 | 66 | 110 | 154 | 198 | 242 | 286 | 330 |
|  |  | 110 | 26 | 78 | 130 | 182 | 234 | 286 | 338 | 390 |
|  |  | 111 | 30 | 90 | 150 | 210 | 270 | 330 | 390 | 450 |
| SIFDIV2x | Bits | ACLK divider. | hese | ts sel | the | LK div | ion. |  |  |  |
|  | 3-2 | $\begin{array}{ll} 00 & 11 \\ 01 & 12 \\ 10 & 14 \\ 11 & 18 \end{array}$ |  |  |  |  |  |  |  |  |
| SIFDIV1x |  | TSM SMCLK | ivider. | hese | s sel | the S | CLK | sion |  |  |
| SIFDIV1x | 1-0 | $\begin{array}{ll} 00 & / 1 \\ 01 & / 2 \\ 10 & 14 \\ 11 & 18 \end{array}$ |  |  |  |  |  |  |  |  |

## SIFCTL5, Scan IF Control Register 5

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIFCNT3x |  |  |  |  |  |  |  |
| r-(0) | r-(0) | r-(0) | r-(0) | r-(0) | r-(0) | r-(0) | r-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIFTSMRP | SIFCLKFQx |  |  |  | SIFFNOM | $\begin{gathered} \text { SIFCLKG } \\ \text { ON } \end{gathered}$ | SIFCLKEN |
| rw-(0) | rw-(1) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |


| SIFCNT3x | Bits | Internal oscillator counter. SIFCNT3 counts internal oscillator clock cycles |
| :--- | :--- | :--- |
|  | $15-8$ | during one ACLK period when SIFFNOM $=0$ or during four ACLK periods | when SIFFNOM = 1 after SIFCLKGON and SIFCLKEN are both set

SIFTSMRP Bit 7 TSM repeat mode
0 Each TSM sequence is triggered by the ACLK divider controlled with the SIFDIV3Ax and SIF DIV3Bx bits.
1 Each TSM sequence is immediately started at the end of the previous sequence.

SIFCLKFQx Bits Internal oscillator frequency adjust. These bits are used to adjust the internal 6-3 oscillator frequency. Each increase or decrease of the SIFCLKFQx bits increases or decreases the internal oscillator frequency by approximately $5 \%$. 0000 Minimum frequency
:
1000 Nominal frequency
:
1111 Maximum frequency
SIFFNOM Bit 2 Internal oscillator nominal frequency
$\begin{array}{ll}0 & 4 \mathrm{MHz} \\ 1 & 1 \mathrm{MHz}\end{array}$
SIFCLKG Bit 1 Internal oscillator control. When SIFCLKGON = 1 and SIFCLKEN = 1, the ON internal oscillator calibration is started. SIFCLKGON is not used when SIFCLKEN $=0$.
0 No internal oscillator calibration is started.
1 The internal oscillator calibration is started when $\operatorname{SIFCLKEN}=1$.
SIFCLKEN Bit 0 Internal oscillator enable. This bit selects the high frequency clock source for the TSM.
0 TSM high frequency clock source is SMCLK.
1 TSM high frequency clock source is the Scan IF internal oscillator.

## SIFDACRx, Digital-To-Analog Converter Registers

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | DAC Data |  |
| r0 | r0 | r0 | r0 | r0 | r0 | rw | rw |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DAC Data |  |  |  |  |  |  |  |
| rw | rw | rw | rw | rw | rw | rw | rw |

## Unused Bits Unused. These bits are always read as zero, and when written, do not affect 15-10 the DAC output.

DAC Data Bits 10-bit DAC data
9-0

## SIFTSMx, Scan IF Timing State Machine Registers

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIFREPEATX |  |  |  |  | SIFACLK | SIFSTOP | SIFDAC |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SIFTESTS 1 | SIFRSON | SIFCLKON | SIFCA | SIFEX | SIFLCEN | SIFCHx |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |


| SIF | Bits | These bits together with the SIFACLK bit configure the duration of this state. |
| :--- | :--- | :--- |
| REPEATX | $15-11$ | SIFREPEATx selects the number of clock cycles for this state. The number |

SIFACLK Bit 10 This bit selects the clock source for the TSM.
$0 \quad$ The TSM clock source is the high frequency source selected by the SIFCLKEN bit.
1 The TSM clock source is ACLK
SIFSTOP Bit 9 This bit indicates the end of the TSM sequence. The duration of this state is always one high-frequency clock period, regardless of the SIFACLK and SIFREPEATX settings.
$0 \quad$ TSM sequence continues with next state
1 End of TSM sequence
SIFDAC Bit 8 TSM DAC on. This bit turns the DAC on during this state when SIFDACON $=0$.
0 DAC off during this state.
1 DAC on during this state.
SIFTESTS1 Bit 7 TSM test cycle control. This bit selects for this state which channel-control bits and which DAC registers are used for a test cycle.
0 The SIFTCH0x bits select the channel and SIFDACR6 is used for the DAC
1 The SIFTCH1x bits select the channel and SIFDACR7 is used for the DAC

SIFRSON Bit 6 Internal output latches enabled. This bit enables the internal latches of the AFE output stage.
0 Output latches disabled
1 Output latches enabled
SIFCLKON Bit 5 High-frequency clock on. Setting this bit turns the high-frequency clock source on for this state when SIFACLK = 1, even though the high frequency clock is not used for the TSM. When the high-frequency clock is sourced from the DCO, the DCO is forced on for this state, regardless of the MSP430 low-power mode.
0 High-frequency clock is off for this state when SIFACLK = 1
1 High-frequency clock is on for this state when SIFACLK $=1$
SIFCA Bit 4 TSM comparator on. Setting this bit turns the comparator on for this state when SIFCAON $=0$.
0 Comparator off during this state
1 Comparator on during this state
SIFEX Bit 3 Excitation and sample-and-hold. This bit, together with the SIFSH and SIFTEN bits, enables the excitation transistor or samples the input voltage during this state. SIFLCEN must be set to 1 when SIFEX $=1$.
0 Excitation transistor disabled when SIFSH $=0$ and SIFTEN $=1$. Sampling disabled when SIFSH $=1$ and SIFTEN $=0$.
1 Excitation transistor enabled when SIFSH $=0$ and SIFTEN $=1$. Sampling enabled when SIFSH $=1$ and SIFTEN $=0$.
SIFLCEN Bit 2 LC enable. Setting this bit turns the damping transistor off, enabling the LC oscillations during this state when SIFTEN $=1$.
0 All SIFCHx channels are internally damped. No LC oscillations.
1 The selected SIFCHx channel is not internally damped. The LC oscillates.
SIFCHx Bits Input channel select. These bits select the input channel to be measured or 1-0 excited during this state.
00 SIFCHO
01 SIFCH1
10 SIFCH2
11 SIFCH3

## Processing State Machine Table Entry (MSP430 Memory Location)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q7 | Q6 | Q5 | Q4 | Q3 | Q2 | Q1 | Q0 |


| Q7 | Bit 7 | When Q7 $=1$, SIFIFG 6 will be set. When SIFQ6EN $=1$ and SIFQ7EN $=1$ and Q7 $=1$, the PSM proceeds to the next state immediately, regardless of the SIFSTOP (tsm) signal and Q7 is used in the next-state calculation. |
| :---: | :---: | :---: |
| Q6 | Bit 6 | When Q6 = 1 , SIFIFG5 will be set. When SIFQ6EN $=1, \mathrm{Q} 6$ will be used in the next-state calculation. |
| Q5 | Bit 5 | Bit 5 of the next state |
| Q4 | Bit 4 | Bit 4 of the next state |
| Q3 | Bit 3 | Bit 3 of the next state |
| Q2 | Bit 2 | When Q2 $=1$, SIFCNT1 decrements if SIFCNT1ENM $=1$ and SIFCNT2 decrements if SIFCNT2EN $=1$. |
| Q1 | Bit 1 | When Q1 $=1$, SIFCNT1 increments if SIFCNT1ENP $=1$. |
| Q0 | Bit 0 | Bit 2 of the next state |

## Chapter 33

## Embedded Emulation Module (EEM)

This chapter describes the Embedded Emulation Module (EEM) that is implemented in all MSP430 flash devices.

## Topic <br> Page

33.1 EEM Introduction ..... 33-2
33.2 EEM Building Blocks ..... 33-4
33.3 EEM Configurations ..... 33-6

### 33.1 EEM Introduction

Every MSP430 flash-based microcontroller implements an embedded emulation module (EEM). It is accessed and controlled through J TAG. Each implementation is device dependent and is described in section 33.3 EEM Configurations and the device data sheet.

In general, the following features are available:
$\square$ Nonintrusive code execution with real-time breakpoint control
$\square$ Single step, step into, and step over functionality
$\square$ Full support of all low-power modes
$\square$ Support for all system frequencies, for all clock sources
$\square$ Up to eight (device dependent) hardware triggers/breakpoints on memory address bus (MAB) or memory data bus (MDB)
$\square$ Up to two (device dependent) hardware triggers/breakpoints on CPU register write accesses
$\square$ MAB, MDB , and CPU register access triggers can be combined to form up to eight (device dependent) complex triggers/breakpoints
$\square$ Trigger sequencing (device dependent)
$\square$ Storage of internal bus and control signals using an integrated trace buffer (device dependent)
$\square$ Clock control for timers, communication peripherals, and other modules on a global device level or on a per-module basis during an emulation stop

Figure 33-1 shows a simplified block diagram of the largest currently available 4xx EEM implementation.

For more details on how the features of the EEM can be used together with the IAR Embedded Workbench ${ }^{\text {M }}$ debugger see the application report Advanced Debugging Using the Enhanced Emulation Module (SLAA263) at www.msp430.com. Code Composer Essentials (CCE) and most other debuggers supporting MSP430 have the same or a similar feature set. For details, see the user's guide of the applicable debugger.

Figure 33-1. Large Implementation of the Embedded Emulation Module (EEM)


### 33.2 EEM Building Blocks

### 33.2.1 Triggers

The event control in the EEM of the MSP430 system consists of triggers, which are internal signals indicating that a certain event has happened. These triggers may be used as simple breakpoints, but it is also possible to combine two or more triggers to allow detection of complex events and trigger various reactions besides stopping the CPU.

In general, the triggers can be used to control the following functional blocks of the EEM:

- Breakpoints (CPU stop)
- State storage
- Sequencer

There are two different types of triggers, the memory trigger and the CPU register write trigger.

Each memory trigger block can be independently selected to compare either the MAB or the MDB with a given value. Depending on the implemented EEM the comparison can be $=, \neq \geq$, or $\leq$. The comparison can also be limited to certain bits with the use of a mask. The mask is either bit-wise or byte-wise, depending upon the device. In addition to selecting the bus and the comparison, the condition under which the trigger is active can be selected. The conditions include read access, write access, DMA access, and instruction fetch.

Each CPU register write trigger block can be independently selected to compare what is written into a selected register with a given value. The observed register can be selected for each trigger independently. The comparison can be $=, \neq, \geq$, or $\leq$. The comparison can also be limited to certain bits with the use of a bit mask.

Both types of triggers can be combined to form more complex triggers. For example, a complex trigger can signal when a particular value is written into a user-specified address.

### 33.2.2 Trigger Sequencer

The trigger sequencer allows the definition of a certain sequence of trigger signals before an event is accepted for a break or state storage event. Within the trigger sequencer, it is possible to use the following features:

- Four states (State 0 to State 3)
- Two transitions per state to any other state
- Reset trigger that resets the sequencer to State 0 .

The Trigger sequencer always starts at State 0 and must execute to State 3 to generate an action. If State 1 or State 2 are not required, they can be bypassed.

### 33.2.3 State Storage (Internal Trace Buffer)

The state storage function uses a built-in buffer to store MAB, MDB, and CPU control signal information (ie. read, write, or instruction fetch) in a nonintrusive manner. The built-in buffer can hold up to eight entries. The flexible configuration allows the user to record the information of interest very efficiently.

### 33.2.4 Clock Control

The EEM provides device dependent flexible clock control. This is useful in applications where a running clock is needed for peripherals after the CPU is stopped (e.g. to allow a UART module to complete its transfer of a character or to allow a timer to continue generating a PWM signal).

The clock control is flexible and supports both modules that need a running clock and modules that must be stopped when the CPU is stopped due to a breakpoint.

### 33.3 EEM Configurations

Table 33-1 gives an overview of the EEM configurations in the MSP $4304 x x$ family. The implemented configuration is device dependent (see the device-specific data sheet.

Table 33-1.4xx EEM Configurations

| Feature | XS | S | M | L |
| :--- | :---: | :---: | :---: | :---: |
| Memory Bus Triggers | 2 | 3 | 5 | 8 |
| Memory Bus Trigger Mask for | 1) Low byte | 1) Low byte | 1) Low byte | All 16 or 20 bits |
|  | 2) High byte | 2) High byte | 2) High byte |  |
| CPU Register Write Triggers | 0 | 1 | 1 | 2 |
| Combination Triggers | 2 | 4 | 6 | 8 |
| Sequencer | No | No | Yes | Yes |
| State Storage | No | No | No | Yes |

In general the following features can be found on any $4 x x$ device:

- At least two MAB/MDB triggers supporting
- Distinction between CPU, DMA, read, and write accesses
- $=, \neq, \geq$, or $\leq$ comparison (in XS only $=, \neq$ )
- At least two trigger combination registers
- Hardware breakpoints using the CPU Stop reaction
- Clock control with individual control of module clocks (in some XS configurations, the control of module clocks is hardwired)


# Corrections to MSP430x4xx Family User's Guide (SLAU056) 

Document Being Updated: MSP430x4xx Family User's Guide

Literature Number Being Updated: SLAU056L

## Page Change or Add

293 (5-7) In Figure 5-4, MSP430x41x2 Frequency-Locked Loop, the values in the DCOPLUS multiplexer are reversed. 1 should be on top, and 0 should be on bottom, similar to what is shown in Figure 5-1 through Figure 5-3.
333 (6-25) In FCTL3, Flash Memory Control Register FCTL3, the BUSY bit is shown as "r(w)-0". The correct value is " $\mathrm{r}-0$ ".
452 (15-4) Change from:
TAR may be cleared by setting the TACLR bit. Setting TACLR also clears the clock divider and count direction for up/down mode.
To:
TAR may be cleared by setting the TACLR bit. Setting TACLR also clears the clock divider counter logic (the divider setting remains unchanged) and count direction for up/down mode.
457 (15-9) In this paragraph:
The count direction is latched. This allows the timer to be stopped and then restarted in the same direction it was counting before it was stopped. If this is not desired, the TACLR bit must be set to clear the direction. The TACLR bit also clears the TAR value and the clock divider.
Change the last sentence to:
Setting TACLR also clears the TAR value and the clock divider counter logic (the divider setting remains unchanged).
468 (15-20) Change the description of the TACLR bit from:
Timer_A clear. Setting this bit resets TAR, the clock divider, and the count direction. The TACLR bit is automatically reset and is always read as zero.
To:
Timer_A clear. Setting this bit clears TAR, the clock divider logic (the divider setting remains unchanged), and the count direction. The TACLR bit is automatically reset and is always read as zero.
476 (16-4) Change from:
TBR may be cleared by setting the TBCLR bit. Setting TBCLR also clears the clock divider and count direction for up/down mode.
To:
TBR may be cleared by setting the TBCLR bit. Setting TBCLR also clears the clock divider counter logic (the divider setting remains unchanged) and count direction for up/down mode.

The count direction is latched. This allows the timer to be stopped and then restarted in the same direction it was counting before it was stopped. If this is not desired, the TBCLR bit must be used to clear the direction. The TBCLR bit also clears the TBR value and the clock divider.
Change the last sentence to:
Setting TBCLR also clears the TBR value and the clock divider counter logic (the divider setting remains unchanged).
494 (16-22) Change the description of the TBCLR bit from:
Timer_B clear. Setting this bit resets TBR, the clock divider, and the count direction. The TBCLR bit is automatically reset and is always read as zero.
To:
Timer_B clear. Setting this bit clears TBR, the clock divider logic (the divider setting remains unchanged), and the count direction. The TBCLR bit is automatically reset and is always read as zero.
688 (23-6) The following note should be added to Section 23.2.6, Comparator_A Interrupts:
NOTE: Changing the value of the CAIES bit might set the comparator interrupt flag CAIFG. This can happen even when the comparator is disabled (CAON $=0$ ). It is recommended to clear CAIFG after configuring the comparator for proper interrupt behavior during operation.
701 (24-7) The following note should be added to Section 24.2.7, Comparator_A+ Interrupts:
NOTE: Changing the value of the CAIES bit might set the comparator interrupt flag CAIFG. This can happen even when the comparator is disabled (CAON $=0$ ). It is recommended to clear CAIFG after configuring the comparator for proper interrupt behavior during operation.
822 (29-8) Figure 29-4, Digital Filter Step Response and Conversion Points, should be replaced by the following figure.
847 (30-9) Figure 30-5, Digital Filter Step Response and Conversion Points, should be replaced by the following figure.


Figure 1. Digital Filter Step Response and Conversion Points

## Revision History for Update Sheet (SLAZ553)

## Changes from A Revision (April 2015) to B Revision



- Added changes to the description of the TBCLR bit (for pages 476, 481, 494) ........................................................... 1
- Added note for Comparator_A Interrupts (for page 688).................................................................................. 2
- Added note for Comparator_A+ Interrupts (for page 701)............................................................................... 2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
Tl assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Tl is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated Tl component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify Tl and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, Tl components may be promoted specifically to facilitate safety-related applications. With such components, Tl 's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

## Products

Audio
Amplifiers
Data Converters
DLP® Products
DSP
Clocks and Timers
Interface
Logic
Power Mgmt
Microcontrollers
RFID
OMAP Applications Processors
Wireless Connectivity

## Applications

| Automotive and Transportation | www.ti.com/automotive |
| :---: | :---: |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Video and Imaging | www.ti.com/video |
| TI E2E Community | e2e.ti.com |
|  |  |


[^0]:    $\dagger$ Emulated Instruction

[^1]:    ${ }^{\dagger}$ Repeat instructions require $n+1$ cycles where $n$ is the number of times the instruction is executed.
    $\ddagger$ Reduce the cycle count by one for MOV, BIT, and CMP instructions.
    § Reduce the cycle count by two for MOV, BIT, and CMP instructions.
    \| Reduce the cycle count by one for MOV, ADD, and SUB instructions.

[^2]:    DMAIVx Bits DMA Interrupt Vector value
    15-0

[^3]:    † WDTIFG is reset with POR

[^4]:    BTIFG Bit 7 Basic Timer1 interrupt flag. Because other bits in IFG2 may be used for other modules, it is recommended to clear BTIFG automatically by servicing the interrupt, or by using BIS.B or BI C. B instructions, rather than MOV. B or CLR. B instructions.
    0 No interrupt pending
    1 Interrupt pending
    Bits These bits may be used by other modules. See device-specific data sheet. 6-1

[^5]:    TBRX Bits Timer_B register. The TBR register is the count of Timer_B. 15-0

[^6]:    UxTXBUFx Bits
    The transmit data buffer is user accessible and holds the data waiting to be
    7-0 moved into the transmit shift register and transmitted on UTXDx. Writing to the transmit data buffer clears UTXIFGx. The MSB of UxTXBUF is not used for 7-bit data and is reset.

[^7]:    UCTXBUFX Bits The transmit data buffer is user accessible and holds the data waiting to 7-0 be moved into the transmit shift register and transmitted. Writing to the transmit data buffer clears UCBxTXIFG.

[^8]:    CAPDx Bits Comparator_A port disable. These bits individually disable the input buffer
    7-0 for the pins of the port associated with Comparator_A. For example, the CAPDx bits can be used to individually enable or disable each P 1.x pin buffer. CAPD0 disables P1.0, CAPD1 disables P1.1, etc.
    0 The input buffer is enabled.
    1 The input buffer is disabled.

[^9]:    CAPDx Bits Comparator_A+ port disable. These bits individually disable the input 7-0 buffer for the pins of the port associated with Comparator_A+. For example, if CA0 is on pin P2.3, the CAPDx bits can be used to individually enable or disable each port pin buffer. CAPD0 disables the pin associated with CA0, CAPD1 disables the pin connected associated with CA1, etc.
    0 The input buffer is enabled.
    1 The input buffer is disabled.

[^10]:    Conversion Bits The 10-bit conversion results are left-justified, 2's complement format. Bit 15 Results $\quad 15-0 \quad$ is the MSB. Bits 5-0 are always 0 .

[^11]:    ADC 12IFGx Bits ADC12MEMx Interrupt flag. These bits are set when corresponding 15-0 ADC12MEMx is loaded with a conversion result. The ADC12IFGx bits are reset if the corresponding ADC12MEMx is accessed, or may be reset with software.
    0 No interrupt pending
    1 Interrupt pending

[^12]:    $\dagger$ Not implemented on all devices - see the device-specific data sheet.

[^13]:    DAC12ENC Bit1 DAC12 enable conversion. This bit enables the DAC12 module when DAC12LSELx $>0$. When DAC12LSELx $=0$, DAC12ENC is ignored.
    0 DAC12 disabled
    1 DAC12 enabled
    DAC12GRP Bit $0 \quad$ DAC12 group. Groups DAC12_x with the next higher DAC12_x. Not used for DAC12_1 on MSP430FG43x, MSP430FG47x, MSP430x42x0, or MSP 430F G 461x devices.
    0 Not grouped
    1 Grouped

[^14]:    Last PSM Bits When SIFDEBUG is read, after 00h has been written to it, SIFDEBUG shows 15-0 the last address read by the PSM.

